NES 2.0 Mapper 518: Difference between revisions
NewRisingSun (talk | contribs) (Add information on SB-97 version of Subor V.) |
NewRisingSun (talk | contribs) |
||
Line 38: | Line 38: | ||
==Floppy Disk Controller ($55xx-$56xx)== | ==Floppy Disk Controller ($55xx-$56xx)== | ||
* $5500 (write): Corresponds to a | * $5500 (write): Corresponds to a µPD765-compatible floppy disk controller's Configuration Control register. | ||
* $5501 (write): Corresponds to a µPD765-compatible floppy disk controller's Digital Output register. | * $5501 (write): Corresponds to a µPD765-compatible floppy disk controller's Digital Output register. | ||
* $5505 (write): Corresponds to a µPD765-compatible floppy disk controller's Data Register. | * $5505 (write): Corresponds to a µPD765-compatible floppy disk controller's Data Register. |
Latest revision as of 11:25, 19 November 2020
NES 2.0 Mapper 518 is used for several games and educational computer cartridges from Subor:
- 小霸王 Subor 999
- 小霸王 Subor V
- 跳舞天使: 動感 2000 (also known as Dance 2000 12-in-1)
Its UNIF board name is UNL-DANCE2000. It banks PRG-ROM in 16 or 32 KiB amounts, has 8 KiB WRAM, and 2x4 KiB of CHR-RAM that can be bankswitched according to the current nametable offset during rendering.
小霸王 Subor V was sold both as the built-in BIOS of the Subor SB-97 educational computer, and as a stand-alone cartridge; both versions have identical ROM content. The stand-alone cartridge is a plug-through cartridge to which an expansion cartridge can be connected. In its built-in SB-97 configuration, is additionally has access to a 3.5" floppy disk drive and controller, as well as 128 KiB of secondary PRG-RAM.
Banks
- CPU $6000-$7FFF: 8 KiB of unbanked primary PRG-RAM
- CPU $8000-$BFFF: 16 KiB of PRG-ROM or PRG-RAM, switchable
- CPU $C000-$FFFF: 16 KiB of PRG-ROM, fixed to bank #0
- PPU $0000-$0FFF: 4 KiB of CHR-RAM, switchable
- PPU $0000-$1FFF: 4 KiB of CHR-RAM, fixed to bank #1
PRG-ROM Bank Register ($5000)
Bit 7654 3210 REPP PPPP ||++-++++- Select 16 or 32 KiB PRG bank at CPU $8000 |+-------- 0: Bank comes from main cartridge | 1: Bank comes from expansion cartridge +--------- 0: Bank comes from ROM (main or expansion cartridge) 1: Bank comes from 128 KiB secondary PRG-RAM (SB-97 only)
In 16 KiB PRG banking mode, $C000-$FFFF always comes from main cartridge ROM bank #0. ROM images of expansion cartridges contain the main cartridge data in their first 1 MiB, followed by the expansion cartridge's 1 MiB of data. This means that the 'E' bit needs no special treatment in emulators, as it merely maps to PRG A20 of the combined 2 MiB address space.
Mode Register ($5200)
Bit 7654 3210 .... .SBM ||+- Select nametable mirroring || 0: Vertical || 1: Horizontal |+-- Select CHR-RAM banking mode (during PPU read accesses only) | 0: 8 KiB CHR-RAM at PPU $0000-$1FFF | 1: 4 KiB CHR-RAM at PPU $0000-$0FFF automatically switched, 4 KiB CHR-RAM at PPU $1000-$1FFF fixed to second half of CHR-RAM +--- Select PRG-ROM bank size 0: 16 KiB PRG-ROM bank at CPU $8000-$BFFF, $C000-$FFFF fixed to first PRG-ROM bank 1: 32 KiB PRG-ROM bank at CPU $8000-$FFFF
Floppy Disk Controller ($55xx-$56xx)
- $5500 (write): Corresponds to a µPD765-compatible floppy disk controller's Configuration Control register.
- $5501 (write): Corresponds to a µPD765-compatible floppy disk controller's Digital Output register.
- $5505 (write): Corresponds to a µPD765-compatible floppy disk controller's Data Register.
- $5604 (read): Corresponds to a µPD765-compatible floppy disk controller's Main Status register.
- $5605 (read): Corresponds to a µPD765-compatible floppy disk controller's Data Register.
Notes
- When Bit 1 of the Mode register is set, PPU $0000-$0FFF will point to the first half of CHR-RAM while the PPU renders from the first CIRAM nametable, and the second half of CHR-RAM while the PPU renders from the second CIRAM nametable (offset $2400/$2C00 with vertical mirroring, or offset $2800/$2C00 with horizontal mirroring). The game uses this feature to have a CHR bankswitch in the middle of the screen by setting the scroll value such that the position at which the CHR bank needs to be switched is the seams between the two CIRAM nametables. This works even in the horizontal direction, providing a simple way for a mid-scanline bankswitch. Note that write accesses to CHR-RAM are never bankswitched.
- Note that these games require Dendy video timing and will produce graphical glitches with NTSC or regular PAL timing; Subor V will freeze with NTSC timing.
- NES 2.0 Mapper 514 is a simpler form of this mapper with only 32 KiB PRG-ROM banking.