BU3266 / BU3270 pinout: Difference between revisions

From NESdev Wiki
Jump to navigationJump to search
(Created page with "Custom Nintendo PIO chip found in the New Famicom (HVC-101). This replace the U3 (139), and the U7/U8 (368). .---v---. GND -- |01 32| -- +5V NC ?? |02...")
 
(Fixed direction of INP0 & INP1)
Line 1: Line 1:
Custom Nintendo PIO chip found in the New Famicom (HVC-101). This replace the U3 (139), and the U7/U8 (368).
Custom Nintendo PIO chip found in the New Famicom (HVC-101). This replaces the U3 (139) and the U7/U8 (368).


           .---v---.   
           .---v---.   
Line 8: Line 8:
     A14 -> |05  28| -> PPU /CE
     A14 -> |05  28| -> PPU /CE
     A13 -> |06  27| -> CPU RAM /CE
     A13 -> |06  27| -> CPU RAM /CE
   P1-D0 -> |07  26| <- INV-2I
   P1 D0 -> |07  26| <- INV 2I
   P0-D0 -> |08  25| -> INV-2O
   P0 D0 -> |08  25| -> INV 2O
   P1-D1 -> |09  24| -> D0
   P1 D1 -> |09  24| -> CPU D0
   P0-D1 -> |10  23| -> D1
   P0 D1 -> |10  23| -> CPU D1
   P1-D2 -> |11  22| -> /INP0
   P1 D2 -> |11  22| <- /INP0 ($4016 /RD)
     +5v -- |12  21| -> /INP1
     +5V -- |12  21| <- /INP1 ($4017 /RD)
   P1-D3 -> |13  20| -> D2
   P1 D3 -> |13  20| -> CPU D2
   P1-D4 -> |14  19| -> D3
   P1 D4 -> |14  19| -> CPU D3
     GND -- |15  18| -> D4
     GND -- |15  18| -> CPU D4
  INV-1I -> |16  17| -> INV-1O
  INV 1I -> |16  17| -> INV 1O
           '-------'   
           '-------'   
Notes:
Notes:
* INV-1I/O (16-17) = Audio Inverter
* INV 1I/O (16-17) = Audio Inverter
* INC-2I/O (25-26) = PA13 Inverter
* INC 2I/O (25-26) = PA13 Inverter


Source:
Source:

Revision as of 07:57, 24 August 2020

Custom Nintendo PIO chip found in the New Famicom (HVC-101). This replaces the U3 (139) and the U7/U8 (368).

          .---v---.  
   GND -- |01   32| -- +5V
    NC ?? |02   31| ?? NC
    M2 -> |03   30| ?? NC
   A15 -> |04   29| -> /ROMSEL
   A14 -> |05   28| -> PPU /CE
   A13 -> |06   27| -> CPU RAM /CE
 P1 D0 -> |07   26| <- INV 2I
 P0 D0 -> |08   25| -> INV 2O
 P1 D1 -> |09   24| -> CPU D0
 P0 D1 -> |10   23| -> CPU D1
 P1 D2 -> |11   22| <- /INP0 ($4016 /RD)
   +5V -- |12   21| <- /INP1 ($4017 /RD)
 P1 D3 -> |13   20| -> CPU D2
 P1 D4 -> |14   19| -> CPU D3
   GND -- |15   18| -> CPU D4
INV 1I -> |16   17| -> INV 1O
          '-------'  

Notes:

  • INV 1I/O (16-17) = Audio Inverter
  • INC 2I/O (25-26) = PA13 Inverter

Source: [1], [2]