Bandai Datach pinout

From NESdev Wiki
Revision as of 22:44, 24 February 2020 by Lidnariq (talk | contribs) (copy from Naruko's documentation)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigationJump to search

Bandai Datach: 32-pin 0.1" card edge (iNES Mapper 157)

 1 o external I2C SCL |17 s  +5V
 2 o PRG A16          |18 o  sub cartridge expansion?
 3 o PRG A15          |19 o  PRG A17
 4 o CPU A12          |20 o  PRG A14
 5 o CPU A7           |21 o  CPU A13
 6 o CPU A6           |22 o  CPU A8
 7 o CPU A5           |23 o  CPU A9
 8 o CPU A4           |24 o  CPU A11
 9 o CPU A3           |25 o  Program EN#
10 o CPU A2           |26 o  CPU ROM A10
11 o CPU A1           |27 IO I2C SDA
12 o CPU A0           |28 i  CPU D7
13 i CPU D0           |29 i  CPU D6
14 i CPU D1           |30 i  CPU D5
15 i CPU D2           |31 i  CPU D4
16 s GND              |32 i  CPU D3

This is almost the standard JEDEC ROM pin order.

Source: Naruko