INES Mapper 095: Difference between revisions

From NESdev Wiki
Jump to navigationJump to search
m (add complaint)
(14 intermediate revisions by 3 users not shown)
Line 1: Line 1:
[[Category:iNES Mappers]][[Category:MMC3-like mappers]]
[[Category:iNES Mappers|095]][[Category:MMC3-like mappers|095]][[Category:in NesCartDB|095]]
What's written below is suspect, because the Namco 108 mapper does not have C or P bits, and sacrificing 32kB of CHR ROM just for the ability to swap between 1ScA/1ScB/horizontal mirroring seems like a weird tradeoff.
Mapper 95 represents '''NAMCOT-3425''', a board used only for the game [http://bootgod.dyndns.org:7777/profile.php?id=1806 Dragon Buster (J)].


  Here are Disch's original notes:
It is to the ordinary Namco 108 family boards ([[iNES Mapper 206|mapper 206]]) as TKSROM and TLSROM ([[iNES Mapper 118|mapper 118]]) is to ordinary [[MMC3]] boards.
  ========================
Instead of having hardwired mirroring like mapper 206, it has CHR A15 directly controlling CIRAM A10, just as CHR A17 controls CIRAM A10 on TxSROM.
  = Mapper 095          =
Only horizontal mirroring and 1-screen mirroring are possible because the Namco 108 lacks the C bit of MMC3.
  ========================
 
 
''Dragon Buster'' has only 32 KiB of CHR ROM, but homebrew using this mapper could use the full 64 KiB through careful arrangement of CHR ROM to put game background tiles in one half (which would always use one nametable) and status bar and menu tiles in the other half (which would always use the other nametable).
  aka
 
  --------------------------
Disch's older notes described an extended and mistaken version of this mapper with a full MMC3, so some emulators may be doing it that way. That extended version is identical to mapper 118, except CHR A15 (bank bit 5) controls CIRAM A10 instead of CHR A17 (bank bit 7).
  MMC3 (modified)
 
 
Here's a terse pseudocode:
 
chr_rom_addr = namco108_chrmap(ppu_addr&0x1FFF) & 0xFFFF;
  Example Game:
  ciram_addr = ((namco108_chrmap(ppu_addr&0x1FFF)>>15)<<10) | (ppu_addr&0x03FF);
  --------------------------
 
  Dragon Buster (J)
=== Bank select ($8000-$9FFE, even) ===
 
7  bit  0
 
---- ----
  Notes:
  xxxx xRRR
  ---------------------------
      |||
  This mapper is a modified [[MMC3]].  It behaves exactly like your normal MMC3, only mirroring is handled
      +++- Specify which bank register to update on next write to Bank Data register
  differently.  For details on MMC3, refer to [[INES Mapper 004|mapper 004]].
            0: Select 2 KB CHR bank at PPU $0000-$07FF and nametable at PPU $2000-$27FF
 
            1: Select 2 KB CHR bank at PPU $0800-$0FFF and nametable at PPU $2800-$2FFF
 
            2: Select 1 KB CHR bank at PPU $1000-$13FF
  Regs:
            3: Select 1 KB CHR bank at PPU $1400-$17FF
  ---------------------------
            4: Select 1 KB CHR bank at PPU $1800-$1BFF
 
            5: Select 1 KB CHR bank at PPU $1C00-$1FFF
  $8000:  [CP.. .AAA]
            6: Select 8 KB PRG ROM bank at $8000-$9FFF
    C = CHR Mode
            7: Select 8 KB PRG ROM bank at $A000-$BFFF
    P = PRG Mode
 
    A = Address for $8001
=== Bank data ($8001-$9FFF, odd) ===
 
7  bit  0
 
---- ----
  This register operates exactly like it does on your normal MMC3.  It is mentioned here because the 'C' bit
..ND DDDD
  has another usage for mirroring.
  || ||||
 
  |+-++++- New bank value, based on last value written to Bank select register
 
  |          All registers as standard [[iNES Mapper 206|Namco 108]]
 
  |
  The normal mirroring reg ($A000) is totally ignored, and the CHR regs select nametables:
  +------- Nametable select, based on last value written to Bank select register
 
              0: Select Nametable A
  When 'C' is set:
              1: Select Nametable B
    [ R:2 ][ R:3 ]
    [ R:4 ][ R:5 ]
 
  When 'C' is clear:
    [ R:0 ][ R:0 ]
    [ R:1 ][ R:1 ]
 
 
  For mirroring, only bit 5 of the CHR regs is significant.  Bit 5 of the appropriate reg selects either NTA or
  NTB.

Revision as of 21:15, 25 February 2017

Mapper 95 represents NAMCOT-3425, a board used only for the game Dragon Buster (J).

It is to the ordinary Namco 108 family boards (mapper 206) as TKSROM and TLSROM (mapper 118) is to ordinary MMC3 boards. Instead of having hardwired mirroring like mapper 206, it has CHR A15 directly controlling CIRAM A10, just as CHR A17 controls CIRAM A10 on TxSROM. Only horizontal mirroring and 1-screen mirroring are possible because the Namco 108 lacks the C bit of MMC3.

Dragon Buster has only 32 KiB of CHR ROM, but homebrew using this mapper could use the full 64 KiB through careful arrangement of CHR ROM to put game background tiles in one half (which would always use one nametable) and status bar and menu tiles in the other half (which would always use the other nametable).

Disch's older notes described an extended and mistaken version of this mapper with a full MMC3, so some emulators may be doing it that way. That extended version is identical to mapper 118, except CHR A15 (bank bit 5) controls CIRAM A10 instead of CHR A17 (bank bit 7).

Here's a terse pseudocode: 

chr_rom_addr = namco108_chrmap(ppu_addr&0x1FFF) & 0xFFFF;
ciram_addr = ((namco108_chrmap(ppu_addr&0x1FFF)>>15)<<10) | (ppu_addr&0x03FF);

Bank select ($8000-$9FFE, even)

7  bit  0
---- ----
xxxx xRRR
      |||
      +++- Specify which bank register to update on next write to Bank Data register
           0: Select 2 KB CHR bank at PPU $0000-$07FF and nametable at PPU $2000-$27FF
           1: Select 2 KB CHR bank at PPU $0800-$0FFF and nametable at PPU $2800-$2FFF
           2: Select 1 KB CHR bank at PPU $1000-$13FF
           3: Select 1 KB CHR bank at PPU $1400-$17FF
           4: Select 1 KB CHR bank at PPU $1800-$1BFF
           5: Select 1 KB CHR bank at PPU $1C00-$1FFF
           6: Select 8 KB PRG ROM bank at $8000-$9FFF
           7: Select 8 KB PRG ROM bank at $A000-$BFFF

Bank data ($8001-$9FFF, odd)

7  bit  0
---- ----
..ND DDDD
  || ||||
  |+-++++- New bank value, based on last value written to Bank select register
  |          All registers as standard Namco 108
  |
  +------- Nametable select, based on last value written to Bank select register
             0: Select Nametable A
             1: Select Nametable B
Retrieved from "https://www.nesdev.org/w/index.php?title=INES_Mapper_095&oldid=4735"