INES Mapper 148: Difference between revisions

From NESdev Wiki
Jump to navigationJump to search
m (oops, bold, not italic)
(The "lack of bus prevention circuitry" part was highly misleading, as bus prevention circuity more commonly refers to PRG-ROM /OE being connected to inverted CPU /WR, when we're actually talking about a different address range.)
 
(One intermediate revision by one other user not shown)
Line 1: Line 1:
{{DEFAULTSORT:148}}[[Category:iNES Mappers]][[Category:GNROM-like mappers]]
{{DEFAULTSORT:148}}[[Category:iNES Mappers]][[Category:GNROM-like mappers]]
Nestopia and Санчез say that [[iNES Mapper 148]] is a cost-reduced version of mapper [[iNES Mapper 146|146]]='''79'''=[[NINA-003-006|NINA-06]] that omits the bus conflict prevention circuitry.
'''iNES Mapper 148''' denotes the '''Sachen SA-008-A''' and '''Tengen 800008''' circuit boards, which switch up to 64 KiB of PRG-ROM in 32 KiB amounts and up to 64 KiB of CHR-ROM in 8 KiB amounts using a data latch. The bit assignment of the data latch is the same as [[INES Mapper 079]]'s, but unlike mapper 79, the latch register is in the CPU $8000-$FFFF range instead of $4100-$5FFF, introducing bus conflicts.  
This is also known as the hardware that Tengen used in their PCB '''800008''', containing their version of [http://bootgod.dyndns.org:7777/profile.php?id=671 Tetris].
 
The ''only'' game we’ve found anywhere that actually needs this definition is Sachen’s ''Mahjong World''. '''Everything''' else that uses this hardware is accurately emulated using [[CNROM]]. Pedantically, Nestopia’s database decided it was more correct to put Panesian’s [[oversize]] CNROM games here instead, but failed to also refile Tengen’s Tetris.


== Data Latch ==
   Mask: $8000
   Mask: $8000
   Bus conflicts:
   Bus conflicts:
Line 12: Line 10:
* http://cah4e3.shedevr.org.ru/%5Blst%5D-sachen-mappers.txt
* http://cah4e3.shedevr.org.ru/%5Blst%5D-sachen-mappers.txt
* [http://kevtris.org/mappers/tengen/800008.html Kev's analysis of Tengen 800008]
* [http://kevtris.org/mappers/tengen/800008.html Kev's analysis of Tengen 800008]
* [https://www.flickr.com/photos/153392699@N08/sets/72157680729618601 Box, cart, and PCB pictures]

Latest revision as of 21:06, 30 November 2019

iNES Mapper 148 denotes the Sachen SA-008-A and Tengen 800008 circuit boards, which switch up to 64 KiB of PRG-ROM in 32 KiB amounts and up to 64 KiB of CHR-ROM in 8 KiB amounts using a data latch. The bit assignment of the data latch is the same as INES Mapper 079's, but unlike mapper 79, the latch register is in the CPU $8000-$FFFF range instead of $4100-$5FFF, introducing bus conflicts.

Data Latch

 Mask: $8000
 Bus conflicts:
 $8000: [.... PCCC] - Select 32 KiB PRG bank and 8 KiB CHR bank

References