INES Mapper 212: Difference between revisions
From NESdev Wiki
Jump to navigationJump to search
(In the list of "wanted pages", there were three requests for this mapper, so I guess I'll document it.) |
NovaSquirrel (talk | contribs) m (Added a category) |
||
| (One intermediate revision by one other user not shown) | |||
| Line 1: | Line 1: | ||
{{DEFAULTSORT:212}}[[Category:iNES Mappers]][[Category:Multicart mappers]][[Category:Discrete logic mappers]] | {{DEFAULTSORT:212}}[[Category:iNES Mappers]][[Category:Multicart mappers]][[Category:Discrete logic mappers]][[Category:Mappers with overlapping PRG and CHR registers]] | ||
According to FCEUX's source, [[iNES Mapper 212]] is yet another simple discrete logic pirate multicart mapper. | According to FCEUX's source, [[iNES Mapper 212]] is yet another simple discrete logic pirate multicart mapper. | ||
| Line 5: | Line 5: | ||
Write $8000-$FFFF: | Write $8000-$FFFF: | ||
A~[ | A~[1o.. .... .... MBBb] | ||
| |||| | | |||| | ||
| |+++-- Combined PRG and CHR bank number | | |+++-- Combined PRG and CHR bank number | ||
| Line 14: | Line 14: | ||
When it's 1, BB is 32 KiB PRG bank at CPU $8000. | When it's 1, BB is 32 KiB PRG bank at CPU $8000. | ||
Regardless of the value of the " | Regardless of the value of the "o" bit, BBb is 8 KiB CHR bank at PPU $0000. | ||
Equivalently, the latched copy of A2 through A0 goes to PRG A16 through A14 and CHR A15 through A13. | Equivalently, the latched copy of A2 through A0 goes to PRG A16 through A14 and CHR A15 through A13. | ||
Latest revision as of 20:24, 12 November 2017
According to FCEUX's source, iNES Mapper 212 is yet another simple discrete logic pirate multicart mapper.
Nestopia calls it "BMC Super HiK 300-in-1".
Write $8000-$FFFF:
A~[1o.. .... .... MBBb]
| ||||
| |+++-- Combined PRG and CHR bank number
| +----- Nametable mirroring (0:V/A10, 1:H/A11)
+------------------- Banking style
When Banking style is 0, BBb specifies a 16 KiB PRG bank at both CPU $8000 and $C000. When it's 1, BB is 32 KiB PRG bank at CPU $8000.
Regardless of the value of the "o" bit, BBb is 8 KiB CHR bank at PPU $0000.
Equivalently, the latched copy of A2 through A0 goes to PRG A16 through A14 and CHR A15 through A13.
Mask: $E010 Read: $6000: [1... ....] reads from these addresses return a value with the most significant bit set, while all other addresses and bits are open bus.
This is reminiscent of iNES Mapper 107.
