NES 2.0 Mapper 354: Difference between revisions

From NESdev Wiki
Jump to navigationJump to search
(Link second forum thread)
Line 15: Line 15:
       |        | ||||    |          0: Vertical
       |        | ||||    |          0: Vertical
       |        | ||||    |          1: Horizontal
       |        | ||||    |          1: Horizontal
       |        | ||||    +--------- PRG A13 if SS=2, ignored otherwise
       |        | ||||    +--------- PRG A13 if SSS=2/5/6, ignored otherwise
       |        | |+++-------------- PRG banking mode
       |        | |+++-------------- PRG banking mode
       |        | |                  0/4: NROM-256 (PRG A14=CPU A14)
       |        | |                  0/4: NROM-256 (PRG A14=CPU A14)
Line 31: Line 31:
*On '''submapper 0''', the register only responds to $F000-$FFFF writes; $8000-$EFFF writes are ignored, which is necessary for some individual games.
*On '''submapper 0''', the register only responds to $F000-$FFFF writes; $8000-$EFFF writes are ignored, which is necessary for some individual games.
*On '''submapper 1''', the register respnds to $E000-$FFFF writes; $8000-$DFFF writes are ignored.
*On '''submapper 1''', the register respnds to $E000-$FFFF writes; $8000-$DFFF writes are ignored.
=See also=
=See also=
PCB images and analysis of [http://forums.nesdev.org/viewtopic.php?f=9&t=17612 FAM250], [https://forums.nesdev.org/viewtopic.php?t=24261 810331C/SCHI-24]
PCB images and analysis of [http://forums.nesdev.org/viewtopic.php?f=9&t=17612 FAM250], [https://forums.nesdev.org/viewtopic.php?t=24261 810331C/SCHI-24]

Revision as of 14:15, 28 December 2022

NES 2.0 Mapper 354 denotes three different PCBs:

  • FAM250 for the 1992 巨作 250-in-1 劃面選關 鑽石巨王 multicart (submapper 0),
  • 810139C for the 1992 劃面選關 400-in-1 創新版 as well as an undumped 650-in-1 multicart (also submapper 0),
  • 810331C/SCHI-24 for the 1992 劃面選關 1050-in-1 multicart (submapper 1).

It is very similar to INES Mapper 015 but has an additional PRG mode for the FDS conversion of Bubble Bobble as well as supporting larger PRG ROM sizes.

Address and Data Latch ($E000-$FFFF, write)

Mask: $F000

A~FEDC BA98 7654 3210  D~7654 3210
  -------------------    ---------
  111B .... ...A CSSS    pMPP PPPP
     |         | ||||    ||++-++++- PRG A19..A14
     |         | ||||    |+-------- Nametable mirroring
     |         | ||||    |           0: Vertical
     |         | ||||    |           1: Horizontal
     |         | ||||    +--------- PRG A13 if SSS=2/5/6, ignored otherwise
     |         | |+++-------------- PRG banking mode
     |         | |                   0/4: NROM-256 (PRG A14=CPU A14)
     |         | |                   1:   UNROM    (PRG A14..16=111 when CPU A14=1)
     |         | |                   2/6: NROM-64  (PRG A13=p)
     |         | |                   3/7: NROM-128
     |         | |                   5:   FDS Conversion:
     |         | |                        $6000-$7FFF selected as in NROM-64,
     |         | |                        $8000-$FFFF selected as in NROM-256, but with
     |         | |                                    PRG A15/A16 forced to 1
     |         | +----------------- 1=Write-protect CHR-RAM
     |         +------------------- PRG A20
     +----------------------------- PRG A21 (submapper 1 only), must be 1 on submapper 0
  • Power-on and reset value: All bits clear
  • On submapper 0, the register only responds to $F000-$FFFF writes; $8000-$EFFF writes are ignored, which is necessary for some individual games.
  • On submapper 1, the register respnds to $E000-$FFFF writes; $8000-$DFFF writes are ignored.

See also

PCB images and analysis of FAM250, 810331C/SCHI-24