NES 2.0 Mapper 452: Difference between revisions

From NESdev Wiki
Jump to navigationJump to search
(Undo revision 19312 by NewRisingSun (talk))
Tag: Undo
(Correct error of editing the wrong page)
Tag: Undo
Line 1: Line 1:
{{DEFAULTSORT:453}}[[Category:Multicart mappers]][[Category:Mappers with CHR RAM]]'''NES 2.0 Mapper 453''' denotes the '''Realtec 8042''' multicart circuit board, used for the ''3-in-1 1995 World Competitive Champion Edition (DG-002)'' multicart. It supports both AOROM and UNROM banking modes.
{{DEFAULTSORT:452}}[[Category:Multicart mappers]][[Category:Mappers with CHR RAM]]'''NES 2.0 Mapper 452''' denotes the '''DS-9-27''' multicart circuit board, used for the RCM ''1992 蓋世 190-in-1 劃面選關'' multicart circuit board with 1 MiB PRG ROM, 8 KiB PRG RAM and 8 KiB unbanked CHR RAM. The 8 KiB of PRG RAM can be mapped anywhere between $8000-$FFFF and are used to run NROM games from partially-decompressed data, creating some rather bizarre memory layouts.


==Data Latch ($8000-$FFFF), write==
==Address/Data Latch ($8000-$DFFF), write==
  D~[.PpM .BBB]
  A~[1... BBBB BBb.] D~[..WW QLNM]
    ||| +++- PRG A16..A14 in UNROM mode,
        |||| |||        || |||+- Mirroring, 1=Horizontal
    |||       PRG A17..A15 in AOROM mode
        |||| |||        || ||+-- 1=NROM-128-like mode
    ||+------ Mirroring
        |||| |||        || |+--- $E000-$FFFF bank bit 4s in NROM-256-like mode
    ||         0=V, 1=H in UNROM mode,
        |||| |||        || +---- 1=NROM-256-like mode
    ||         CIRAM A10 in AOROM mode
        |||| |||       ++------ 8 KiB PRG RAM CPU address
    |+------- PRG A17 in UNROM mode
        ++++-+++- PRG A19..A13
     +-------- PRG A18
 
    +-------- PRG banking mode
The latch seems to purposefully not respond in the $E000-$FFFF range to allow writing to PRG RAM mapped to that range without changing the mapper configuration. The following effective memory arrangements are possible:
                0=UNROM, 1=AOROM
Bit 3  Bit 1  PRG ROM banking
$08s  $02s
  0      0    UNROM-like with fixed bank 0:
              16 KiB PRG ROM bank BBBBBB at CPU $8000-$BFFF
              16 KiB PRG ROM bank 0 at CPU $C000-$FFFF
  0     1    NROM-128-like:
              8 KiB PRG ROM bank BBBBBBb at CPU $8000-$9FFF
              8 KiB PRG ROM bank BBBBBBb at CPU $A000-$BFFF
              8 KiB PRG ROM bank BBBBBBb at CPU $C000-$DFFF
              8 KiB PRG ROM bank BBBBBBb at CPU $E000-$FFFF
  1      ?    NROM-256-like:
              8 KiB PRG ROM bank BBBBBBb OR 0 at CPU $8000-$9FFF
              8 KiB PRG ROM bank BBBBBBb OR 1 at CPU $A000-$BFFF
              8 KiB PRG ROM bank BBBBBBb OR 2 at CPU $C000-$DFFF
              8 KiB PRG ROM bank BBBBBBb OR 3 OR L*4 at CPU $E000-$FFFF
 
8 KiB of PRG RAM overlay PRG ROM in the address range specified by the WW bits:
WW  Address range
00  $8000-$9FFF, also $C000-$DFFF in NROM-128-like mode only
01  $A000-$BFFF, also $E000-$FFFF in NROM-128-like mode only
10  $C000-$DFFF, also $8000-$9FFF in NROM-128-like mode only
11  $E000-$FFFF, also $A000-$BFFF in NROM-128-like mode only
 
The "NROM-128-like" mode becomes such because at two of the four 8 KiB banks are overlaid with PRG RAM.

Revision as of 14:52, 2 April 2022

NES 2.0 Mapper 452 denotes the DS-9-27 multicart circuit board, used for the RCM 1992 蓋世 190-in-1 劃面選關 multicart circuit board with 1 MiB PRG ROM, 8 KiB PRG RAM and 8 KiB unbanked CHR RAM. The 8 KiB of PRG RAM can be mapped anywhere between $8000-$FFFF and are used to run NROM games from partially-decompressed data, creating some rather bizarre memory layouts.

Address/Data Latch ($8000-$DFFF), write

A~[1... BBBB BBb.] D~[..WW QLNM]
        |||| |||        || |||+- Mirroring, 1=Horizontal
        |||| |||        || ||+-- 1=NROM-128-like mode
        |||| |||        || |+--- $E000-$FFFF bank bit 4s in NROM-256-like mode
        |||| |||        || +---- 1=NROM-256-like mode
        |||| |||        ++------ 8 KiB PRG RAM CPU address
        ++++-+++- PRG A19..A13

The latch seems to purposefully not respond in the $E000-$FFFF range to allow writing to PRG RAM mapped to that range without changing the mapper configuration. The following effective memory arrangements are possible:

Bit 3  Bit 1  PRG ROM banking
$08s   $02s
  0      0    UNROM-like with fixed bank 0:
              16 KiB PRG ROM bank BBBBBB at CPU $8000-$BFFF
              16 KiB PRG ROM bank 0 at CPU $C000-$FFFF
  0      1    NROM-128-like:
              8 KiB PRG ROM bank BBBBBBb at CPU $8000-$9FFF
              8 KiB PRG ROM bank BBBBBBb at CPU $A000-$BFFF
              8 KiB PRG ROM bank BBBBBBb at CPU $C000-$DFFF
              8 KiB PRG ROM bank BBBBBBb at CPU $E000-$FFFF
  1      ?    NROM-256-like:
              8 KiB PRG ROM bank BBBBBBb OR 0 at CPU $8000-$9FFF
              8 KiB PRG ROM bank BBBBBBb OR 1 at CPU $A000-$BFFF
              8 KiB PRG ROM bank BBBBBBb OR 2 at CPU $C000-$DFFF
              8 KiB PRG ROM bank BBBBBBb OR 3 OR L*4 at CPU $E000-$FFFF

8 KiB of PRG RAM overlay PRG ROM in the address range specified by the WW bits:

WW   Address range
00   $8000-$9FFF, also $C000-$DFFF in NROM-128-like mode only
01   $A000-$BFFF, also $E000-$FFFF in NROM-128-like mode only
10   $C000-$DFFF, also $8000-$9FFF in NROM-128-like mode only
11   $E000-$FFFF, also $A000-$BFFF in NROM-128-like mode only

The "NROM-128-like" mode becomes such because at two of the four 8 KiB banks are overlaid with PRG RAM.