VRC1 pinout: Difference between revisions

From NESdev Wiki
Jump to navigationJump to search
(tried to trace these... only about 75% successful.)
 
(s -> fr; F -> f)
 
(6 intermediate revisions by 2 users not shown)
Line 1: Line 1:
There isn't a consistent pinout for the VRC-1 and its clones; here are two.
[[Category:Pinouts]]There isn't a consistent pinout for the [[VRC1]] and its clones; here are two.
The pins are ''mostly'' in the same order, but power and ground definitely move.
The pins are ''mostly'' in the same order, but power and ground definitely move.


Anything with a ? next to it is uncertain; these pinouts were deduced solely based on images of the PCB.
Anything with a ? next to it is uncertain; these pinouts were deduced solely based on images of the PCB.


VRC-1: 28-pin 0.6" DIP (canonically [[iNES Mapper 075|mapper 75]])
VRC-1: 28-pin 0.6" DIP (canonically '''mapper 75''')


Labeled "Konami 8626K7 007422 VRC 075" on PCB labeled "Konami 302114A":
Labeled "Konami 8626K7 007422 VRC 075" on PCB labeled "Konami 302114A":
                .--\/--.
                .--\/--.
(r) PRG A15 <- |01  28| -- +5V
  (r) PRG A15 <- |01  28| -- +5V
(r) PRG A14 <- |02  27| <- CPU A14 (F)
  (r) PRG A14 <- |02  27| <- CPU A14 (f)
  (s) CPU A12 -> |03  26| <- CPU A13 (F)
  (fr) CPU A12 -> |03  26| <- CPU A13 (f)
(r) PRG A13 <- |04  25| <- PPU A12?
  (r) PRG A13 <- |04  25| <- PPU A12 (f)
(r) PRG A16 <- |05  24| <- CPU nROMSEL?
  (r) PRG A16 <- |05  24| <- PPU A11 (fr)
   (s) CPU D0 -> |06  23| <- PPU A11?
   (fr) CPU D0 -> |06  23| <- PPU A10 (fr)
   (s) CPU D1 -> |07  22| -> PRG nSEL (r)
   (fr) CPU D1 -> |07  22| -> PRG nSEL (r)
   (s) CPU D2 -> |08  21| <- PPU A10?
   (fr) CPU D2 -> |08  21| <- CPU R/W (f)
   (s) CPU D3 -> |09  20| -> CHR nSEL (r)
   (fr) CPU D3 -> |09  20| -> CHR nSEL (r)
(r) CHR A12 <- |10  19| <- PPU A13?
  (r) CHR A12 <- |10  19| <- PPU A13 (f)
(r) CHR A14 <- |11  18| <- PPU nRD?
  (r) CHR A14 <- |11  18| <- PPU nRD (f)
(r) CHR A13 <- |12  17| -> CIRAM A10?
  (r) CHR A13 <- |12  17| -> CIRAM A10?
(r) CHR A15 <- |13  16| <- (CPU nROMSEL OR CPU RnW)?
  (r) CHR A15 <- |13  16| <- CPU nROMSEL (f)
        Gnd -- |14  15| -> CHR C16 (r)
          Gnd -- |14  15| -> CHR A16 (r)
                `------'
                `------'


Labeled "VRC 007421 8805 Z04" on PCB labeled "JALECO-20":
Labeled "VRC 007421 8805 Z04" on PCB labeled "JALECO-20":
                 .--\/--.
                 .--\/--.
  (r) PRG A15 <- |01  28| <- CPU A14 (F)
  (r) PRG A15 <- |01  28| <- CPU A14 (f)
     ?PRG A14 <- |02  27| <- CPU A13 (F)
     ?PRG A14 <- |02  27| <- CPU A13 (f)
     ?CPU A12 -> |03  26| <- CPU nROMSEL?  
     ?CPU A12 -> |03  26| <- CPU nROMSEL?  
     ?PRG A13 <- |04  25| <- PPU A12?  
     ?PRG A13 <- |04  25| <- PPU A12?  
  (r) PRG A16 <- |05  24| <- PPU A11?  
  (r) PRG A16 <- |05  24| <- PPU A11?  
  (s) CPU D0 -> |06  23| <- CPU RnW (F)
(fr) CPU D0 -> |06  23| <- CPU RnW (f)
         Gnd -- |07  22| -> PRG nSEL (r)
         Gnd -- |07  22| -> PRG nSEL (r)
  (s) CPU D1 -> |08  21| -- +5V
(fr) CPU D1 -> |08  21| -- +5V
  (s) CPU D2 -> |09  20| -> CHR nSEL?
(fr) CPU D2 -> |09  20| -> CHR nSEL?
  (s) CPU D3 -> |10  19| <- PPU A10?
(fr) CPU D3 -> |10  19| <- PPU A10?
     ?CHR A12 <- |11  18| <- PPU nRD (F)
     ?CHR A12 <- |11  18| <- PPU nRD (f)
  (r) CHR A14 <- |12  17| -> CIRAM A10 (F)
  (r) CHR A14 <- |12  17| -> CIRAM A10 (f)
     ?CHR A13 <- |13  16| <- (CPU nROMSEL OR CPU RnW)?
     ?CHR A13 <- |13  16| <- (CPU nROMSEL OR CPU RnW)?
  (r) CHR A15 <- |14  15| -> CHR C16 (r)
  (r) CHR A15 <- |14  15| -> CHR A16 (r)
                 `------'
                 `------'

Latest revision as of 19:48, 17 April 2017

There isn't a consistent pinout for the VRC1 and its clones; here are two. The pins are mostly in the same order, but power and ground definitely move.

Anything with a ? next to it is uncertain; these pinouts were deduced solely based on images of the PCB.

VRC-1: 28-pin 0.6" DIP (canonically mapper 75)

Labeled "Konami 8626K7 007422 VRC 075" on PCB labeled "Konami 302114A":

                .--\/--.
 (r) PRG A15 <- |01  28| -- +5V
 (r) PRG A14 <- |02  27| <- CPU A14 (f)
(fr) CPU A12 -> |03  26| <- CPU A13 (f)
 (r) PRG A13 <- |04  25| <- PPU A12 (f)
 (r) PRG A16 <- |05  24| <- PPU A11 (fr)
 (fr) CPU D0 -> |06  23| <- PPU A10 (fr)
 (fr) CPU D1 -> |07  22| -> PRG nSEL (r)
 (fr) CPU D2 -> |08  21| <- CPU R/W (f)
 (fr) CPU D3 -> |09  20| -> CHR nSEL (r)
 (r) CHR A12 <- |10  19| <- PPU A13 (f)
 (r) CHR A14 <- |11  18| <- PPU nRD (f)
 (r) CHR A13 <- |12  17| -> CIRAM A10?
 (r) CHR A15 <- |13  16| <- CPU nROMSEL (f)
         Gnd -- |14  15| -> CHR A16 (r)
                `------'

Labeled "VRC 007421 8805 Z04" on PCB labeled "JALECO-20":

               .--\/--.
(r) PRG A15 <- |01  28| <- CPU A14 (f)
   ?PRG A14 <- |02  27| <- CPU A13 (f)
   ?CPU A12 -> |03  26| <- CPU nROMSEL? 
   ?PRG A13 <- |04  25| <- PPU A12?		 
(r) PRG A16 <- |05  24| <- PPU A11?		 
(fr) CPU D0 -> |06  23| <- CPU RnW (f)
        Gnd -- |07  22| -> PRG nSEL (r)
(fr) CPU D1 -> |08  21| -- +5V
(fr) CPU D2 -> |09  20| -> CHR nSEL?
(fr) CPU D3 -> |10  19| <- PPU A10?
   ?CHR A12 <- |11  18| <- PPU nRD (f)
(r) CHR A14 <- |12  17| -> CIRAM A10 (f)
   ?CHR A13 <- |13  16| <- (CPU nROMSEL OR CPU RnW)?
(r) CHR A15 <- |14  15| -> CHR A16 (r)
               `------'