APU Status: Difference between revisions
From NESdev Wiki
Jump to navigationJump to search
m (Created page with 'The NES APU status register allows channels to be enabled and disabled, and the current playing status of channels and the interrupt flags to be read. {| border=1 | '''$...') |
Rainwarrior (talk | contribs) ($4015 write can reset length counter) |
||
| Line 14: | Line 14: | ||
| bit 0 || <tt>---- ---1</tt> || [[APU Pulse|Pulse channel 1]]'s [[APU Length Counter|length counter enabled flag]] | | bit 0 || <tt>---- ---1</tt> || [[APU Pulse|Pulse channel 1]]'s [[APU Length Counter|length counter enabled flag]] | ||
|- | |- | ||
|colspan=2| Side effects || After the write, the [[APU DMC|DMC's interrupt flag]] is cleared | |colspan=2| Side effects || After the write, the [[APU DMC|DMC's interrupt flag]] is cleared, any length counter that is disabled is reset to 0. | ||
|- | |- | ||
|colspan=3| | |colspan=3| | ||
Revision as of 05:32, 24 March 2012
The NES APU status register allows channels to be enabled and disabled, and the current playing status of channels and the interrupt flags to be read.
| $4015 | ---D.NT21 | NES APU Status (write) |
| bit 4 | ---D ---- | If clear, the DMC's bytes remaining is set to 0, otherwise the DMC sample is restarted only if the DMC's bytes remaining is 0. |
| bit 3 | ---- N--- | Noise channel's length counter enabled flag |
| bit 2 | ---- -T-- | Triangle channel's length counter enabled flag |
| bit 1 | ---- --2- | Pulse channel 2's length counter enabled flag |
| bit 0 | ---- ---1 | Pulse channel 1's length counter enabled flag |
| Side effects | After the write, the DMC's interrupt flag is cleared, any length counter that is disabled is reset to 0. | |
| $4015 | IF-D.NT21 | NES APU Status (read) |
| bit 7 | I--- ---- | DMC interrupt flag |
| bit 6 | -F-- ---- | Frame interrupt flag |
| bit 4 | ---D ---- | DMC bytes remaining is non-zero |
| bit 3 | ---- N--- | Noise channel's length counter is non-zero |
| bit 2 | ---- -T-- | Triangle channel's length counter is non-zero |
| bit 1 | ---- --2- | Pulse channel 2's length counter is non-zero |
| bit 0 | ---- ---1 | Pulse channel 1's length counter is non-zero |
| Side effects | Clears the frame interrupt flag after being read (but not the DMC interrupt flag). If an interrupt flag was set at the same moment of the read, it will read back as 1 but it will not be cleared. | |
