User contributions for Ben Boldt
From NESdev Wiki
Jump to navigationJump to search
30 April 2024
- 23:4523:45, 30 April 2024 diff hist +270 m Famicom Network System "card" -> "tsuushin card", "NES" -> "Famicom". Added external links. current
22 April 2024
- 23:3823:38, 22 April 2024 diff hist +240 Talk:Family Computer Disk System →FDS current
2 April 2024
- 14:4814:48, 2 April 2024 diff hist +220 MMC5 →Scanline IRQ Status ($5204, read/write): Clarified that the scanline does not reset from a scanline interrupt. current
- 07:3907:39, 2 April 2024 diff hist +198 MMC5 →Scanline Detection and Scanline IRQ: updated a couple things having to do with scanline counter resetting.
- 07:2507:25, 2 April 2024 diff hist +353 MMC5 →PPU Data Substitution Enable ($2001 = PPUMASK): Added info about scanline counter.
30 March 2024
- 04:2804:28, 30 March 2024 diff hist +251 MMC5 →Internal extended RAM mode ($5104): Improved connection between PPU address and CPU address for extended RAM data.
29 March 2024
- 13:0513:05, 29 March 2024 diff hist +7 m MMC5 →Vertical Split Mode ($5200)
- 12:5912:59, 29 March 2024 diff hist +849 MMC5 →Vertical Split Mode ($5200): Improved description, fixed problems where I was saying that the MMC5 substitutes pattern data.
27 March 2024
- 03:4503:45, 27 March 2024 diff hist +89 m MMC5 →MMC5A
- 03:3703:37, 27 March 2024 diff hist +429 MMC5 →MMC5A Registers: Corrected errors related to register $5207.
- 00:3200:32, 27 March 2024 diff hist +7 m MMC5 →Nametable mapping ($5105)
- 00:1900:19, 27 March 2024 diff hist +759 MMC5 →Internal extended RAM mode ($5104): Updated description detailing what happens when assigning ExRAM as nametable when extended attributes are enabled.
26 March 2024
- 21:5821:58, 26 March 2024 diff hist +71 MMC5 →Scanline IRQ Status ($5204, read/write): Pin 92 low disables scanline IRQs.
- 21:5421:54, 26 March 2024 diff hist +355 MMC5 →8x16 PPU Sequence Monitoring Enable ($2001 = PPUMASK)
- 21:3521:35, 26 March 2024 diff hist +319 MMC5 →NES internal state monitoring: Corresponding update to description of $2001. I need to check if scanline IRQs get disabled this way as well.
- 21:2421:24, 26 March 2024 diff hist +135 MMC5 →Internal extended RAM mode ($5104): Added PPUMASK info for extended attribute mode.
- 21:2121:21, 26 March 2024 diff hist +101 MMC5 →Vertical Split Mode ($5200): I found that vertical split mode is disabled by PPUMASK monitoring, similar as 8x16 sprite mode.
- 02:2002:20, 26 March 2024 diff hist +115 MMC5 →Vertical Split Mode ($5200): More details, things that automatically disable split mode.
- 02:1402:14, 26 March 2024 diff hist +40 MMC5 →Vertical Split Mode ($5200): Pin 92 low disables split mode.
- 01:5301:53, 26 March 2024 diff hist +9 m MMC5 →Internal extended RAM mode ($5104)
- 01:5301:53, 26 March 2024 diff hist +346 MMC5 →Internal extended RAM mode ($5104): I must have goofed something up before because I absolutely am not getting nametable data to work in mode %11. Tested and added split mode info.
25 March 2024
- 22:1122:11, 25 March 2024 diff hist +474 m MMC5 →Vertical Split Mode ($5200): Additional cleanup.
- 21:0521:05, 25 March 2024 diff hist +411 MMC5 →Vertical Split Mode ($5200): Clarifications as I am reading and remembering how this works. No new information in this edit.
- 19:5419:54, 25 March 2024 diff hist +130 MMC5 →Fill-mode color ($5107): Fill mode color vs. pin 92 low when using extended attributes with fill mode.
- 19:4619:46, 25 March 2024 diff hist −278 MMC5 →Configuration: removed incorrect statements that were caused by a test setup issue. My test waited for in-frame before doing these writes, so the test itself got disabled with pin 92 low.
- 19:1219:12, 25 March 2024 diff hist +13 MMC5 →Internal extended RAM mode ($5104): additional note clarifying that extended ram writes via ppudata does not become available when pin 92 is driven low. I.e. pin 92 low is not just pretending to be in a different mode.
- 19:0619:06, 25 March 2024 diff hist +84 MMC5 →Internal extended RAM mode ($5104): pin 92 low prevents write access to $5C00
- 08:3508:35, 25 March 2024 diff hist +320 MMC5 →Fill-mode color ($5107): added more fill mode info.
- 04:1804:18, 25 March 2024 diff hist −4 m Talk:MMC5 →List of Mysteries: Pin 92 is known now.
- 03:2403:24, 25 March 2024 diff hist +201 MMC5 →Internal extended RAM mode ($5104): Writing during v-blank in modes 00,01 is not writing zeros for me. It either doesn’t write or it corrupts it.
- 02:2002:20, 25 March 2024 diff hist +41 MMC5 →Nametable mapping ($5105)
- 02:1502:15, 25 March 2024 diff hist 0 m MMC5 →Internal extended RAM mode ($5104)
- 02:1202:12, 25 March 2024 diff hist +466 MMC5 →Internal extended RAM mode ($5104): Details added for $5104 register. Testing revealed that mode 11 does work as a read-only nametable.
- 01:3601:36, 25 March 2024 diff hist +64 MMC5 →Scanline IRQ Status ($5204, read/write): pin 92 info
- 01:3301:33, 25 March 2024 diff hist +12 MMC5 pinout I found that driving pin 92 low makes the MMC5 think it is always out of frame. current
24 March 2024
- 21:1421:14, 24 March 2024 diff hist +137 MMC5 →Scanline IRQ Status ($5204, read/write): In-frame bit clarification. I think we knew this already but I did test to confirm the h-blank. I did a test program that reads $5204, ROL*3, write to $4016, then watched OUT0 with a scope.
16 January 2024
- 12:1612:16, 16 January 2024 diff hist +412 PPU attribute tables Added expansion section
31 December 2023
- 03:1603:16, 31 December 2023 diff hist 0 m MMC5 →PRG Bankswitching ($5113-$5117): Made example select ROM since 10 was larger than possible for RAM.
30 December 2023
- 00:3900:39, 30 December 2023 diff hist +6,269 MMC5 →PRG Bankswitching ($5113-$5117): Bankswitch register clarification. No new info; just trying to explain it better.
27 October 2022
- 03:4203:42, 27 October 2022 diff hist −254 m MMC5 →Scanline Detection and Scanline IRQ: Removed the last paragraph about reset detection, which was already explained farther up.
27 August 2022
- 16:3816:38, 27 August 2022 diff hist +22 m Famicom Network System →Data Bus Behavior: Added note, Kanji ROM /CE pin.
11 August 2022
- 17:5517:55, 11 August 2022 diff hist +607 Famicom Network System Removed unnecessary "1=" from yes/no table cell style templates. Added unknown/unconfirmed register $40A0 (placeholder).
9 August 2022
- 21:2121:21, 9 August 2022 diff hist −2 m MMC5 →Internal extended RAM mode ($5104): Removed unnecessary "1=" from table.
- 21:1921:19, 9 August 2022 diff hist −216 m VRC7 audio →Debug Mode: Remove unnecessary "1=" from table.
- 21:1721:17, 9 August 2022 diff hist −512 m Everdrive N8 →Mapper compatibility: Removed unnecessary "1=" from table.
- 21:1621:16, 9 August 2022 diff hist −512 m KrzysioCart →Mapper Compatibility: Removed unnecessary "1=" from table. current
- 21:1621:16, 9 August 2022 diff hist −512 m PowerPak →Offical Mappers V1.35b: Removed unnecessary "1=" from table.
- 21:1521:15, 9 August 2022 diff hist −512 m Everdrive N8 Pro →Mapper compatibility: Removed unnecessary "1=" from table. Not sure why I thought it needed that.
29 July 2022
- 18:1718:17, 29 July 2022 diff hist +1,751 Everdrive N8 Pro →Mapper compatibility: Colorized the mapper support table.
- 18:1618:16, 29 July 2022 diff hist +15 PowerPak →Offical Mappers V1.35b: Colorized the mapper support table.
- 18:1318:13, 29 July 2022 diff hist −907 KrzysioCart Added mappers 15 and 30 based on Krzysiobal's eBay page. Colorized the mapper compatibility table.
- 18:1318:13, 29 July 2022 diff hist +1,457 Everdrive N8 →Mapper compatibility: Colorized the mapper compatibility table.
12 July 2022
- 06:0306:03, 12 July 2022 diff hist +36 m Famicom Network System →Data Bus Behavior
- 05:5605:56, 12 July 2022 diff hist +150 Famicom Network System →Data Bus Behavior: expanded first row of table into 3 separate rows.
- 05:4105:41, 12 July 2022 diff hist +86 Famicom Network System →Data Bus Behavior: noted Kanji graphic ROM in table.
10 July 2022
- 20:4720:47, 10 July 2022 diff hist +21 m Famicom Network System →Data Bus Behavior: clarification
- 20:4220:42, 10 July 2022 diff hist −315 Famicom Network System Re-tested RF5C66 pins 41 and 42, and found that they are NOT mirrored at $Cxxx. Mystery solved. Not sure what I was seeing before.
- 15:4015:40, 10 July 2022 diff hist +482 Famicom Network System →Data Bus Behavior: added note about potential bus conflict.
- 02:1902:19, 10 July 2022 diff hist +348 Famicom Network System →Data Bus Behavior: Corrected error where I thought the card bus was driving $00 in blocked address ranges.
- 00:3300:33, 10 July 2022 diff hist −1 m Famicom Network System →Data Bus Behavior: typo fixes
- 00:2900:29, 10 July 2022 diff hist +234 Famicom Network System →Data Bus Behavior: Added note about $4xE0-4xEF.
- 00:1900:19, 10 July 2022 diff hist +1,140 Famicom Network System Added information about behavior of the data bus passing through the RF5C66.
27 June 2022
- 13:5813:58, 27 June 2022 diff hist −43 m MMC5 →Upper CHR Bank bits ($5130): cleanup
- 03:4403:44, 27 June 2022 diff hist −50 MMC5 →Fill-mode tile ($5106): I remembered asking about this in the forum. I updated this with what I learned there.
- 03:3203:32, 27 June 2022 diff hist +3 m MMC5 →Fill-mode color ($5107): fixed a typo
- 01:3101:31, 27 June 2022 diff hist +1,641 MMC5 Reorganized and clarified information about extended RAM mode.
22 June 2022
- 21:5521:55, 22 June 2022 diff hist −21 VRC IRQ →IRQ Control: Made a change that Quietrust discovered when analyzing the VRC7 decap. current
- 17:4317:43, 22 June 2022 diff hist +601 VRC7 pinout Added note about xtal loading caps, for anyone trying to mod TTA for expansion audio.
20 June 2022
- 20:1220:12, 20 June 2022 diff hist +679 VRC7 audio →Debug Mode: Added new information from SCSR.
17 June 2022
- 18:5418:54, 17 June 2022 diff hist 0 VRC7 audio →Debug Mode: Inverted pin 15 (/Debug) in the debug mode input table, per SCSR on discord.
- 18:1018:10, 17 June 2022 diff hist +257 VRC7 audio →Debug Mode: Added info about serial data from Discord.
- 16:4816:48, 17 June 2022 diff hist −24 m VRC7 audio →Debug Mode: Fixed silly mistake.
- 16:4616:46, 17 June 2022 diff hist +117 m VRC7 pinout Added "for more info" comment for Debug mode.
- 16:4016:40, 17 June 2022 diff hist +2,221 VRC7 audio Added debug mode information from SCSR on discord.
- 16:0116:01, 17 June 2022 diff hist +83 VRC7 pinout Added comment based on additional info from SCSR on discord.
16 June 2022
- 05:3605:36, 16 June 2022 diff hist +305 User talk:Lidnariq No edit summary
4 May 2022
- 17:1017:10, 4 May 2022 diff hist +86 User talk:Fiskbit No edit summary current
- 17:0917:09, 4 May 2022 diff hist +1,595 User talk:Fiskbit →Underlines in plain text: new section
11 April 2022
- 23:2423:24, 11 April 2022 diff hist 0 m List of NES music composers No edit summary
- 23:2223:22, 11 April 2022 diff hist +21,464 List of NES music composers Migrated the data from http://nesdev.parodius.com/authors.htm, per the "to do".
8 April 2022
- 22:5722:57, 8 April 2022 diff hist +27 m Famicom Network System →CPU2 Known Registers: clarification
- 22:4622:46, 8 April 2022 diff hist +230 Famicom Network System →Known Registers: Improvement/clarification on register $40D6.
7 April 2022
- 18:1318:13, 7 April 2022 diff hist +107 MMC1 →Hardware: Added mention of MMC1B2F.
6 April 2022
- 16:3316:33, 6 April 2022 diff hist +1,199 List of NES music composers I put the composer as the first column. Added works by Nobuo Uematsu. Not sure if there is a better way to organize multiple games from the same composer. How about multiple composers for 1 game?
29 March 2022
27 March 2022
- 21:4521:45, 27 March 2022 diff hist +88 m Talk:Cartridge connector →Logic thresholds
- 21:4521:45, 27 March 2022 diff hist +265 Talk:Cartridge connector →Logic thresholds: new section
- 21:4021:40, 27 March 2022 diff hist +408 Cartridge connector Note/warning about pin pitch.
26 March 2022
- 20:5420:54, 26 March 2022 diff hist +422 Famicom →Differences from NES: Noted Famicom Titler specifically had the RGB PPU, and no other consoles that I am aware of. Expanded expansion audio info.
20 March 2022
- 20:1520:15, 20 March 2022 diff hist +435 Implementing Mappers In Hardware →74LVC245: More info about controlling DIR, /E
- 20:0220:02, 20 March 2022 diff hist +6,009 Implementing Mappers In Hardware Added information about level shifting. Removed baked-in section numbers, as these are generated automatically. Please improve it if you have anything to add or correct.
18 March 2022
- 19:1219:12, 18 March 2022 diff hist 0 m Implementing Mappers In Hardware →0. IC chips technologies
- 19:0619:06, 18 March 2022 diff hist +810 Implementing Mappers In Hardware →0. IC chips technologies
- 19:0419:04, 18 March 2022 diff hist +31 m Template:Highlight/core No edit summary current
- 19:0319:03, 18 March 2022 diff hist +23 N Template:Highlight/core Created Template:Highlight/core straight from wikipedia
- 19:0119:01, 18 March 2022 diff hist +227 N Template:Highlight Added Template:Highlight straight from wikipedia. current
1 March 2022
- 21:0121:01, 1 March 2022 diff hist +1 m NES 2.0 Mapper 344 →Outer Bank and Mode Register ($6000-$7FFF, write): Showing address bits 0-3 in the mask. current
15 February 2022
- 20:2520:25, 15 February 2022 diff hist +669 Talk:CPU memory map →DMC DMA accessible region: new section
11 February 2022
- 05:1905:19, 11 February 2022 diff hist +1 m Mouse →Other notes: fixed link
4 February 2022
- 17:2717:27, 4 February 2022 diff hist +203 MMC5 →Write: Add warning to register $5208.
