User talk:Myask/Universal Mapper Description Language

Reinventing Verilog much?

Wouldn't it be better to just define component names for the cart edge, ROMs, RAMs, and CIC for a Verilog description of a mapper to use? --Tepples (talk) 17:08, 15 July 2016 (MDT)