User contributions for Quietust

15:0515:05, 19 March 2024 diff hist +48‎ m CPU memory map ‎No edit summary current

16:0316:03, 6 March 2024 diff hist +23‎ m Visual circuit tutorial ‎ →‎Terms current
15:5015:50, 6 March 2024 diff hist −372‎ m Visual circuit tutorial ‎ →‎DRAM refresh: don't need to mention this
15:3315:33, 6 March 2024 diff hist +2‎ m Visual 2C02 ‎ specifically transistor-level, since it doesn't really model things deeper than that current

13:4913:49, 5 March 2024 diff hist −52‎ PPU palettes ‎ "The background palette direct access" sounds wrong. Also, I don't think we need the Visual2C02 reference current

17:5817:58, 25 February 2024 diff hist 0‎ m Myths ‎ →‎Color emphasis current

21:3521:35, 12 January 2024 diff hist +149‎ m PPU rendering ‎ →‎Preface: also include the "backdrop" case
21:1321:13, 12 January 2024 diff hist 0‎ PPU rendering ‎ →‎Preface: minor correction to match the table

12:4912:49, 19 December 2023 diff hist −4‎ m Namco IPL Interface ‎ →‎Data transfer format: "two byte pairs" sounds like 4 bytes

14:2514:25, 17 December 2023 diff hist 0‎ m Namco IPL Interface ‎ complement != compliment

14:2714:27, 14 December 2023 diff hist +77‎ m Nintendulator ‎No edit summary current

13:5613:56, 13 December 2023 diff hist +14‎ m PPU registers ‎ →‎Controller ($2000) > write: reword, otherwise it sounds like it's suggestin writing to $2000 to clear the vblank flag current

11:4911:49, 8 August 2023 diff hist +18‎ File:Neswires.jpg ‎No edit summary current
11:4611:46, 8 August 2023 diff hist +396‎ File talk:Neswires.jpg ‎No edit summary current

16:1616:16, 4 June 2023 diff hist +6‎ m PPU variants ‎No edit summary

23:2523:25, 4 May 2023 diff hist 0‎ m Visual circuit tutorial ‎ remove pointless line breaks

12:1712:17, 26 April 2023 diff hist +17‎ PPU palettes ‎ →‎The background palette hack: as I noted a while ago on the talk page, I'm pretty sure this was NOT intentional

00:2500:25, 26 October 2022 diff hist +47‎ m Status flags ‎ →‎Z: Zero: old description could be misinterpreted as "if zero, then set, otherwise leave as-is", so clarify that it's either set OR cleared

12:1012:10, 24 September 2022 diff hist +38‎ m CopyNES ‎ apparently, that version has a bunch of extra fixes that never got merged back into my version current
12:0612:06, 24 September 2022 diff hist +80‎ CopyNES ‎ CopyNESW was updated to incorporate USB support from the "Blue" client about 10 years ago

19:3119:31, 14 September 2022 diff hist +70‎ m User:Quietust ‎ →‎What sort of stuff has he done? current

12:3012:30, 9 September 2022 diff hist −1‎ m CPU Test Mode ‎ make this less confusing

00:1900:19, 4 September 2022 diff hist +104‎ m PPU rendering ‎ →‎Line-by-line timing: mention PAL CPU/PPU divisor which is different from NTSC and Dendy

03:1003:10, 3 September 2022 diff hist +29‎ m CPU Test Mode ‎ →‎2A07: it's hard to tell from the die images we have, but if pin 30 is normally grounded then the internal signal would have to be inverted
03:0503:05, 3 September 2022 diff hist +71‎ m CPU Test Mode ‎ →‎2A07

18:1918:19, 20 August 2022 diff hist −26‎ m CPU unofficial opcodes ‎ fix visual6502 wiki link

13:4113:41, 11 August 2022 diff hist +1‎ m Cartridge connector ‎ →‎Pinout of 60-pin Famicom consoles and cartridges
13:4013:40, 11 August 2022 diff hist +32‎ m Cartridge connector ‎ →‎Pinout of 60-pin Famicom consoles and cartridges: here too

03:2503:25, 10 August 2022 diff hist +8‎ m VRC7 audio ‎ →‎Debug Mode: spacing

19:4019:40, 8 August 2022 diff hist −150‎ Tools ‎ →‎Assemblers: asm6f is in the "commonly used assemblers" list, no need to have a duplicate link in "other assemblers"

23:5023:50, 30 July 2022 diff hist 0‎ m VRC7 audio ‎ →‎Debug Mode
17:5617:56, 30 July 2022 diff hist +898‎ VRC7 audio ‎ →‎Debug Mode: Update to match Yuri213212's findings in Discord, and remove sortable flag because it doesn't really work anymore

01:2701:27, 28 July 2022 diff hist +124‎ m VRC7 audio ‎ →‎Debug Mode
01:2401:24, 28 July 2022 diff hist 0‎ m VRC7 audio ‎ →‎Debug Mode: would want to hold PPU A13 high when writing registers, otherwise when M2 goes low it'll trigger "Set DAC"
01:2301:23, 28 July 2022 diff hist −542‎ VRC7 audio ‎ →‎Debug Mode: M2 was backwards, and some other details didn't line up with what I've traced in visualvrc7
00:2900:29, 28 July 2022 diff hist −75‎ VRC7 audio ‎ $E000.6 isn't a "silence" bit - it's a Reset signal
00:2500:25, 28 July 2022 diff hist 0‎ VRC7 audio ‎ →‎Debug Mode: "CPU A(n)" is pin 16, not pin 19

16:0816:08, 27 July 2022 diff hist 0‎ m Delay code ‎ fix inconsistent indentation (group PHA+TYA and TAY+PLA together) current

23:1123:11, 22 July 2022 diff hist +4‎ m Nesdev Wiki ‎ http -> https

14:5414:54, 18 July 2022 diff hist +196‎ VRC6 ‎ A #053330 VRC6 (harvested from a Madara cartridge) has been decapped and revealed to be an SLA7340 CMOS gate array, very similar to the NEC MMC3B/MMC3C current

21:0121:01, 16 July 2022 diff hist −10‎ m User:Lidnariq/PPU glitches ‎ remove blank lines between list elements, since it messes up the resulting HTML (making it emit <ul><li></li></ul> + <ul><li></li></ul> + <ul><li></li></ul>)

03:4803:48, 15 July 2022 diff hist +6‎ m Projects ‎ →‎stuff by Quietust: fix old links to my site, use HTTPS

18:1418:14, 2 July 2022 diff hist +670‎ Talk:PPU palettes ‎ →‎Background Palette Hack Intentionality?: new section
18:0018:00, 2 July 2022 diff hist +16‎ m APU Frame Counter ‎No edit summary current

20:1220:12, 28 June 2022 diff hist +158‎ m NES 2.0 ‎ →‎Hard-Wired Mirroring
20:1120:11, 28 June 2022 diff hist +6‎ m INES Mapper 078 ‎ →‎Bank Select ($8000-$FFFF)
20:1120:11, 28 June 2022 diff hist +107‎ m INES Mapper 078 ‎ mention 4-screen VRAM flag, originally used to distinguish these two
20:1020:10, 28 June 2022 diff hist +121‎ m NES 2.0 submappers ‎ →‎078: Cosmo Carrier / Holy Diver: mention
19:5319:53, 28 June 2022 diff hist 0‎ INES Mapper 077 ‎ fix CHR memory ranges, which I'm guessing were originally meant to be separated by "/" rather than "-" current
19:3619:36, 28 June 2022 diff hist +53‎ m INES ‎ the NES 2.0 signature byte was specifically designed to be "DiskDude!-resilient"

14:4814:48, 23 June 2022 diff hist +7‎ Talk:VRC IRQ ‎ may as well include a link current
14:4714:47, 23 June 2022 diff hist +1,933‎ N Talk:VRC IRQ ‎ Created page with "==VRC7== From the decapsulated VRC7 image we have available, I analyzed the implementation of the IRQ counter (with the help of the user SCSR on Discord, who traced the lower layers and allowed me to build a visual chip simulator for it) and have found the following: * The prescaler is actually implemented as 2 separate counters: one 2-bit that counts up to 2 before resetting and one 7-bit that counts up to 112 or 113 before resetting (with the condition <tt>((B0 | A1) &..."

14:1214:12, 18 June 2022 diff hist −82‎ m 6502 instructions ‎No edit summary current

03:2303:23, 1 June 2022 diff hist −6‎ m Errata ‎ Remove unnecessary "When" and stray closing paren

13:4613:46, 30 May 2022 diff hist −34‎ m Visual 2C02 ‎ everybody knows this is false now, so don't mention it anymore

16:0416:04, 27 May 2022 diff hist 0‎ m Demo Vision ‎ →‎$4016 read

22:2822:28, 28 April 2022 diff hist −24‎ m CPU ‎No edit summary
22:2822:28, 28 April 2022 diff hist −24‎ m CPU ALL ‎No edit summary current
22:2622:26, 28 April 2022 diff hist +71‎ m CPU pinout ‎ →‎Signal description current
22:2322:23, 28 April 2022 diff hist 0‎ m PPU pinout ‎ mark open-drain output

19:2019:20, 22 April 2022 diff hist +39‎ m RP2C33 pinout ‎No edit summary

18:3218:32, 21 April 2022 diff hist 0‎ m VRC7 pinout ‎ /IRQ confirmed open-drain from decap
18:2718:27, 21 April 2022 diff hist +34‎ RP2C33 pinout ‎ not sure how best to indicate open drain outputs - if somebody has a better idea, feel free to update
17:3217:32, 21 April 2022 diff hist +55‎ m FamicomBox ‎ →‎Cartridge compatibility

14:3714:37, 14 April 2022 diff hist +2‎ m Visual 2C02 ‎ →‎Picture display (section 5): wiki markup italics

20:1420:14, 9 April 2022 diff hist +20‎ m CPU variants ‎No edit summary
20:1220:12, 9 April 2022 diff hist +21‎ CPU variants ‎ 2A07's pin 30 goes to the 6502's /RDY input (NORed with the one that comes from DMA), and it's suspected that the 2A03E might be the same

00:2800:28, 17 March 2022 diff hist +3‎ m User:Lidnariq/MMC3 Variants ‎ →‎PRG: assumed typo current

20:3720:37, 26 February 2022 diff hist +553‎ APU Frame Counter ‎ Add PAL timings, extracted from RP2A07 chip images

21:5521:55, 10 February 2022 diff hist −76‎ m Visual6502wiki/JssimUserHelp ‎ →‎See also: this one too
21:5421:54, 10 February 2022 diff hist −72‎ m Visual6502wiki/JssimUserHelp ‎ this is effectively a local link now
17:0417:04, 10 February 2022 diff hist +17‎ m Tricky-to-emulate games ‎ Mother (J) does this too, but not the Earthbound prototype

03:1403:14, 15 January 2022 diff hist +52‎ m PPU pinout ‎ /NMI is open drain, so there's also a pullup

21:4221:42, 4 January 2022 diff hist +11‎ m Four player adapters ‎ →‎Hardware: There would also need to be a 3-to-8 decoder (or two 2-to-4 decoders) in order to properly distribute the read clock to the appropriate controller ports or shift registers
21:3721:37, 4 January 2022 diff hist +106‎ Four player adapters ‎ →‎Output ($4016/$4017 read)

16:2716:27, 28 December 2021 diff hist +100‎ m Cartridge and mappers' history ‎ may as well throw in this trivia too
16:2516:25, 28 December 2021 diff hist +1‎ m Cartridge and mappers' history ‎No edit summary

16:5516:55, 20 December 2021 diff hist +1‎ m Emulators ‎ →‎Popular: use

15:2915:29, 7 December 2021 diff hist +1‎ m VRC7 pinout ‎No edit summary

17:0517:05, 8 November 2021 diff hist 0‎ m MMC5 ‎ →‎Sound ($5000-$5011): don't forget $5015

22:3822:38, 22 September 2021 diff hist −105‎ m Nintendulator ‎ not really hosted on SourceForge anymore - the binaries from 0.980 are still there, but I migrated the sources to GitHub years ago
21:5221:52, 22 September 2021 diff hist −550‎ m User:Quietust ‎ Wow, my user page is really out of date. Let's fix that, shall we?

13:5213:52, 16 September 2021 diff hist +2‎ m User talk:Abuse filter ‎No edit summary
13:5213:52, 16 September 2021 diff hist +355‎ m User talk:Abuse filter ‎No edit summary

15:4715:47, 15 September 2021 diff hist +210‎ User talk:Abuse filter ‎No edit summary

13:3113:31, 11 September 2021 diff hist +210‎ m User talk:Lidnariq ‎ →‎24-bit hexadecimal integers
13:2813:28, 11 September 2021 diff hist +355‎ User talk:Lidnariq ‎ →‎24-bit hexadecimal integers

20:5620:56, 3 August 2021 diff hist −2‎ m Talk:MMC5 ‎ vertical, not horizontal, but even then the MMC5 doesn't necessarily need it
20:5220:52, 3 August 2021 diff hist −217‎ m Talk:MMC5 ‎No edit summary
20:5120:51, 3 August 2021 diff hist +104‎ Talk:MMC5 ‎ These were for smooth VERTICAL scrolling, and we know how it works. What we don't know is why nobody actually USED it that way...
20:4420:44, 3 August 2021 diff hist −22‎ Talk:MMC5 ‎ Laser Invasion uses ExRAM as a nametable, and it accesses it solely via $2007

21:2521:25, 1 July 2021 diff hist +7‎ m Game bugs ‎ →‎General bugs

15:5615:56, 3 June 2021 diff hist −5‎ m Aladdin deck enhancer pinout ‎ "wire wire"

14:2114:21, 19 May 2021 diff hist +1‎ m UNIF/UNL-DripGame ‎No edit summary current
13:4713:47, 19 May 2021 diff hist −6‎ m UNIF/UNL-DripGame ‎No edit summary

13:3713:37, 17 May 2021 diff hist +1‎ m File:2a03 map.jpg ‎ update URL to https current

15:2915:29, 6 May 2021 diff hist +8‎ m MMC1 ‎ →‎CHR bank 0 (internal, $A000-$BFFF): fix copy/paste error - only the lowest bit is ignored in 8KB mode

12:5812:58, 23 April 2021 diff hist +658‎ Talk:CPU addressing modes ‎No edit summary current

15:1315:13, 14 April 2021 diff hist +69‎ m Emulator tests ‎ Clarify why my emulator was used for the "known good" log - kevtris used it when he was writing the test, and its debug output is also reasonably detailed

02:5402:54, 7 April 2021 diff hist +8‎ m Famicom Network System ‎ for completeness, repeat the "$0027 = ~33ms" here
02:4602:46, 7 April 2021 diff hist +1‎ m PPU scrolling ‎ →‎Tile and attribute fetching
02:3802:38, 7 April 2021 diff hist +2‎ m PPU scrolling ‎ →‎Register controls: Also change "=" to "<-" to more clearly express that the values are being transferred (already updated the others above but missed these two)
02:3502:35, 7 April 2021 diff hist +128‎ PPU scrolling ‎ →‎Register controls: Adjust the diagrams for the various writes - order them ABCDEFGH (instead of HGFEDCBA) and mark unused bits. For the H/V updates, label the various bits according to their logical positions rather than their literal locations

18:1318:13, 26 March 2021 diff hist +50‎ m Colour emphasis ‎ explain why they become unplayable current

20:1920:19, 24 March 2021 diff hist +86‎ m Mapper ‎ →‎Common capabilities: mention Konami's ASIC mappers too

20:5920:59, 23 March 2021 diff hist +27‎ m PPU pinout ‎No edit summary
20:5720:57, 23 March 2021 diff hist +100‎ m PPU pinout ‎ Then again, I suppose it could go either way...
20:5620:56, 23 March 2021 diff hist +82‎ PPU pinout ‎ →‎Signal description: A dual-PPU system would have no use for genlock, but if you're using $2000.6 and the EXT pins then you'd absolutely want to keep them perfectly synchronized with each other
20:3220:32, 23 March 2021 diff hist −19‎ m PPU pinout ‎ →‎Signal description: siliconpr0n has a top-layer image of an RP2C04-0003, and EXT3 is connected directly to GND inside the chip.

02:0402:04, 19 February 2021 diff hist +60‎ VRC7 pinout ‎ Visual analysis confirms that pin 48 *is* derived solely from pins 1 and 2, but it's hard to tell exactly what's going on.

17:5517:55, 17 February 2021 diff hist +6‎ J.Y. Company ASIC ‎ Yes, the title screen actually says "PEPOLE

16:2116:21, 21 January 2021 diff hist +5‎ m CPU Test Mode ‎No edit summary
16:2016:20, 21 January 2021 diff hist +4‎ m CPU Test Mode ‎ The bottom 5 bits of W$401A don't set the "instant phase" - they set the state of the triangle's Sequencer (i.e. $07 and $18 will result in the same effective output)
15:5815:58, 21 January 2021 diff hist +35‎ CPU Test Mode ‎ Setting $401A.7 makes the pulse and noise channels output their current volume (even if disabled via length counter), pauses the triangle channel's counter, and stops DPCM from counting up or down

15:0115:01, 3 December 2020 diff hist +101‎ Family Computer Disk System ‎ →‎Hardware: Clean this up a bit

02:5402:54, 27 November 2020 diff hist 0‎ m PPU palettes ‎ →‎2C04: 2C04 is a PPU, not a CPU

15:5815:58, 9 November 2020 diff hist −3‎ m NSF ‎No edit summary
15:5115:51, 9 November 2020 diff hist −10‎ m Visual circuit tutorial ‎No edit summary
15:4715:47, 9 November 2020 diff hist −19‎ m Errata ‎No edit summary
15:4615:46, 9 November 2020 diff hist −26‎ m APU ‎No edit summary
12:5912:59, 9 November 2020 diff hist −5‎ m MMC3 ‎No edit summary
12:5412:54, 9 November 2020 diff hist −12‎ m PPU registers ‎ Bulleted lists shouldn't have blank lines between entries, otherwise each entry is rendered as its own distinct list

20:2020:20, 11 October 2020 diff hist +313‎ m Cycle counting ‎ some extra details - explain RMW, and clarify that stack PUSH takes 1 extra cycle and stack POP takes two extra cycles

13:3213:32, 2 October 2020 diff hist +6‎ m CPU pinout ‎ →‎Signal description: clarify that the actual duty cycle is 15/24, which happens to simplify to 5/8

14:4214:42, 25 September 2020 diff hist +3‎ m PPU OAM ‎ →‎Dynamic RAM decay

04:0504:05, 6 September 2020 diff hist 0‎ m VRC7 pinout ‎ the data pins are bidirectional, presumably only for debug mode

13:1813:18, 1 September 2020 diff hist +89‎ PPU palettes ‎ →‎RC2C03B: clarify "color bits 0-1 are 01"

20:5320:53, 4 August 2020 diff hist +174‎ Talk:Stack ‎No edit summary current
20:5320:53, 4 August 2020 diff hist 0‎ Stack ‎ →‎Pulling values: fix comments to match code current

03:1403:14, 6 July 2020 diff hist 0‎ m J.Y. Company ASIC ‎ →‎Example Games: typo

17:1017:10, 25 June 2020 diff hist +2‎ m Emulator tests ‎ change links to HTTPS; I also just updated the formatting of the "PPU" column

21:4721:47, 20 May 2020 diff hist +364‎ Talk:Bandai FCG board ‎No edit summary current
21:3521:35, 20 May 2020 diff hist +431‎ Talk:Bandai FCG board ‎No edit summary
15:4215:42, 20 May 2020 diff hist +60‎ m Talk:Bandai FCG board ‎No edit summary
15:4115:41, 20 May 2020 diff hist +701‎ Talk:Bandai FCG board ‎No edit summary

13:1913:19, 13 May 2020 diff hist +45‎ m Visual 2C02 ‎ →‎Navigation (section 6)
13:1813:18, 13 May 2020 diff hist +106‎ Visual 2C02 ‎ →‎Navigation (section 6)

21:2121:21, 7 May 2020 diff hist +6‎ m Visual 2C02 ‎ →‎Navigation (section 6)
21:1321:13, 7 May 2020 diff hist +523‎ Visual 2C02 ‎ →‎Section overview: update documentation
20:5520:55, 7 May 2020 diff hist 0‎ File:Visual 2C02 sections.jpeg ‎ Quietust uploaded a new version of File:Visual 2C02 sections.jpeg current
13:3713:37, 7 May 2020 diff hist +2‎ m Visual 2C02 ‎ https
13:3613:36, 7 May 2020 diff hist +418‎ Visual 2C02 ‎ the "unused box" is actually used now - it shows the pixels being rendered, using an RGB palette (though it doesn't emulate Emphasis yet)

02:3102:31, 25 April 2020 diff hist 0‎ m PPU variants ‎No edit summary

03:1403:14, 18 April 2020 diff hist +1‎ m APU DMC ‎ form -> forum

02:1602:16, 10 April 2020 diff hist +51‎ m APU Noise ‎ clarify: in early chips, the Mode flag didn't even '''exist''', so there was nothing to "ignore"

16:3116:31, 9 April 2020 diff hist +118‎ NTSC video ‎ →‎Scanline Timing: add an image to better visualize the scanline timing tables
16:2916:29, 9 April 2020 diff hist +27‎ File:Ntsc video timing.png ‎No edit summary
16:2916:29, 9 April 2020 diff hist 0‎ File:Ntsc video timing.png ‎ Quietust uploaded a new version of File:Ntsc video timing.png
16:2316:23, 9 April 2020 diff hist +570‎ N File:Ntsc video timing.png ‎ A visualization of the NTSC PPU's video output signal, using different colors to denote each part of the signal. * Cyan is the horizontal blanking pulse * Dark blue is the "front porch" ** Yellow is the colorburst signal * Red is the visible output re...
14:0014:00, 9 April 2020 diff hist +83‎ NTSC video ‎ merge and reword some awkwardly-short sentences

17:1017:10, 18 March 2020 diff hist −3‎ m Cartridge connector ‎ "on during"

16:3916:39, 22 December 2018 diff hist +1‎ m Nintendulator ‎No edit summary

22:5022:50, 15 November 2018 diff hist +74‎ m MMC5 ‎ clarify new maximum RAM size

23:2323:23, 29 November 2017 diff hist −737‎ Talk:NESdev IRC channel ‎ Undo revision 14371 by 208.71.141.54 (talk) spam - will somebody PLEASE fix this wiki to properly recognize its HTTPS proxy?

13:0613:06, 18 November 2017 diff hist +37‎ m Standard controller ‎ reword slightly ("missing" suggests that they were supposed to be there and were omitted by accident)

16:0416:04, 21 October 2017 diff hist −129‎ Game bugs ‎ fix some nigh-unintelligible bug descriptions

00:3500:35, 7 August 2017 diff hist +172‎ m Talk:INES Mapper 036 ‎No edit summary current

16:5116:51, 6 August 2017 diff hist +324‎ N Talk:INES Mapper 036 ‎ Created page with "What does "write $8000-$FFFF: copy RR to PRG banking pins" mean? Does that mean "copy RR to PP", or is it copying RR to some other internal register that's also updated during..."

22:0322:03, 18 June 2017 diff hist −181‎ Talk:Nesdev/current ‎ revert spam - somebody REALLY needs to fix that HTTPS proxy...

17:2117:21, 11 June 2017 diff hist −1‎ m PPU attribute tables ‎ "it's" and "its" mean completely different things

00:3700:37, 4 June 2017 diff hist +298‎ N User:69.20.131.234 ‎ this seems to be both Bregalad *and* a spambot...

17:2817:28, 24 May 2017 diff hist +2‎ m Implementing Mappers In Hardware ‎ →‎1. Recovering !RESET signal from M2: make the diode look more like a diode

12:0412:04, 11 April 2017 diff hist +4‎ Talk:INES Mapper 093 ‎No edit summary current
12:0312:03, 11 April 2017 diff hist +278‎ Talk:INES Mapper 093 ‎No edit summary

02:2602:26, 1 April 2017 diff hist +108‎ Emulator tests ‎ restore info about "nestest" (author, documentation, and sample log)

14:3614:36, 5 March 2017 diff hist +83‎ m Talk:Mirroring ‎ →‎Castlevania 3
14:3414:34, 5 March 2017 diff hist +377‎ Talk:Mirroring ‎ →‎Castlevania 3: new section

12:3512:35, 22 December 2016 diff hist +12‎ APU Pulse ‎ clarify - duty cycle sequencer is *immediately* restarted

00:0200:02, 17 September 2016 diff hist 0‎ m Talk:Arkanoid controller ‎No edit summary current
00:0100:01, 17 September 2016 diff hist +826‎ N Talk:Arkanoid controller ‎ Created page with ""The Arkanoid game expects the range to be $54-$F4" - from where does this information originate? I've thoroughly analyzed both Arkanoid and Arkanoid II, and neither their inp..."

11:4011:40, 8 September 2016 diff hist −5‎ m VRC4 ‎ I don't "think" it does - it *actually* does, from Konami's own docs (which were originally posted at http://forums.nesdev.com/viewtopic.php?f=2&t=10611 )

13:1513:15, 16 July 2016 diff hist +2‎ m Oeka Kids tablet ‎No edit summary
13:1513:15, 16 July 2016 diff hist +178‎ Oeka Kids tablet ‎ important note - yes, the coordinates ARE scaled "backwards"

13:3513:35, 10 July 2016 diff hist +91‎ CPU Test Mode ‎ APU test mode is only present in the 2A03G (and possibly some earlier revisions), and the IRQ counter was only present in the original 2A03 (where pin 30 did nothing at all).

19:5819:58, 22 May 2016 diff hist −122‎ Emulator tests ‎ Kevin Horton (kevtris) wrote nestest, and that's the official readme file for it. I've also just updated the "reference" logfile on my website to fix the JMP ($xxFF) error and also remove the (mostly-useless) scanline numbers

14:2014:20, 7 February 2016 diff hist +141‎ m User talk:181.48.80.122 ‎No edit summary current

16:2216:22, 6 February 2016 diff hist +282‎ User talk:181.48.80.122 ‎No edit summary

03:5303:53, 14 December 2015 diff hist −901‎ Talk:Jump table ‎ we don't speak Korean here, and we aren't interested in your website either

17:4117:41, 8 November 2015 diff hist +129‎ INES Mapper 196 ‎ or 瑪莉, or 瑪琍; not surprisingly, there are quite a few "spellings"
14:2014:20, 8 November 2015 diff hist +10‎ m INES Mapper 196 ‎ 馬理

22:1522:15, 4 September 2015 diff hist +31‎ Game bugs ‎ →‎"Impossible" controller input

03:0203:02, 7 August 2015 diff hist −152‎ NES 2.0 ‎ Undo revision 11442 by Rainwarrior (talk) - the part you edited describes the STANDARD header - the table immediately beneath it already describes how it works in NES 2.0

11:3911:39, 17 July 2015 diff hist −42‎ m MMC5 ‎ →‎Overview: original description seemed like a bit of a tautology...
11:3511:35, 17 July 2015 diff hist +22‎ MMC5 ‎ there's really only 3 true source nametables - the 4th one is fill mode, all the same tile, all the same color

23:3323:33, 14 June 2015 diff hist −4‎ m Visual circuit tutorial ‎ →‎Clocked latches: db7 is the 8th bit (since db0 is the first bit)

04:4104:41, 18 February 2015 diff hist 0‎ m VRC7 pinout ‎ XTAL pins also have a definite direction going on

05:0505:05, 29 January 2015 diff hist 0‎ VRC7 pinout ‎ based on decap image, pin 15 is an input and pin 48 is an output

14:4114:41, 3 November 2014 diff hist +149‎ m Talk:APU Frame Counter ‎ →‎PAL

02:3602:36, 30 October 2014 diff hist +182‎ Talk:PPU palettes ‎ →‎Palette color format?

16:0316:03, 30 September 2014 diff hist +2‎ m UNIF/UNL-DripGame ‎No edit summary

14:4614:46, 12 May 2014 diff hist −38‎ NTSC video ‎ pretty sure this is a typo

01:3201:32, 1 March 2014 diff hist −1‎ Game Genie ‎ it's != its

19:0019:00, 22 January 2014 diff hist +187‎ m The frame and NMIs ‎ a few minor grammar/related fixes

17:4617:46, 2 January 2014 diff hist +30‎ m Visual circuit tutorial ‎ →‎Digital-to-analog conversion (DAC)
17:4417:44, 2 January 2014 diff hist +41‎ m Visual circuit tutorial ‎ →‎Decoders and mask ROMs: this particular ROM is a NOR ROM - other variants include OR (for PMOS) and NAND (also NMOS)
17:0017:00, 2 January 2014 diff hist +55‎ m Projects ‎ →‎stuff by Quietust
16:5816:58, 2 January 2014 diff hist 0‎ m Talk:CPU pinout ‎ →‎Pin 30
16:5016:50, 2 January 2014 diff hist +340‎ Talk:CPU pinout ‎ →‎Pin 30

18:5518:55, 23 December 2013 diff hist +5‎ m .pal ‎No edit summary

12:2312:23, 11 December 2013 diff hist +308‎ File talk:Ntsc timing.png ‎No edit summary

15:5315:53, 4 December 2013 diff hist +1‎ m Visual circuit tutorial ‎ →‎Inverters: this terminology is almost definitely specific to this article

15:2215:22, 23 October 2013 diff hist +395‎ Talk:VRC6 ‎No edit summary
15:0715:07, 23 October 2013 diff hist +436‎ N Talk:VRC6 ‎ Created page with "The VRC6 documentation (currently linked from [http://forums.nesdev.com/viewtopic.php?f=2&t=10611 here]) seems to indicate that register $B003 has quite a lot more bits than w..."

01:5001:50, 5 October 2013 diff hist −4‎ m MMC5 ‎No edit summary

20:2320:23, 8 August 2013 diff hist +8‎ m Talk:The skinny on NES scrolling ‎ →‎Split X/Y scroll simplification
20:1820:18, 8 August 2013 diff hist +738‎ Talk:The skinny on NES scrolling ‎ →‎Split X/Y scroll simplification: new section

00:2000:20, 12 July 2013 diff hist −115‎ m Category talk:Discrete logic mappers ‎ go away current

17:5617:56, 2 July 2013 diff hist −37‎ m Tricky-to-emulate games ‎ get rid of the underscores

01:4101:41, 29 June 2013 diff hist +153‎ User talk:Tepples ‎ →‎Talk:APU: new section current
01:3001:30, 29 June 2013 diff hist +34‎ m Visual circuit tutorial ‎ →‎Terms
01:3001:30, 29 June 2013 diff hist −18‎ Visual circuit tutorial ‎ →‎Terms
01:2601:26, 29 June 2013 diff hist +1,539‎ Visual circuit tutorial ‎ →‎Terms: describe PMOS and CMOS, just for completeness
00:3900:39, 29 June 2013 diff hist +126‎ m Visual circuit tutorial ‎ →‎Adders
00:3300:33, 29 June 2013 diff hist +7‎ Visual circuit tutorial ‎ →‎DRAM refresh: it wasn't "possible" to readd them - it was *required* because otherwise it didn't work anymore

17:4417:44, 28 June 2013 diff hist 0‎ m The skinny on NES scrolling ‎ →‎Y increment
17:4117:41, 28 June 2013 diff hist −87‎ m The skinny on NES scrolling ‎ →‎Explanation
17:3117:31, 28 June 2013 diff hist +199‎ The skinny on NES scrolling ‎ →‎Stuff that affects register contents: a few tweaks; I also think I understand why $2006 clears bit 14, after looking at the chip more closely
17:1617:16, 28 June 2013 diff hist +13‎ PPU power up state ‎ don't call them "loopy's registers" - one is a latch, while the other is the actual address

23:2323:23, 24 June 2013 diff hist +247‎ Talk:Myths ‎No edit summary

12:5412:54, 23 June 2013 diff hist −62‎ Talk:PPU rendering ‎ Undo revision 6790 by 202.59.128.254 (talk) spam

21:4821:48, 22 June 2013 diff hist −40‎ m Colour-emphasis games ‎No edit summary
21:4721:47, 22 June 2013 diff hist +17‎ m Colour-emphasis games ‎No edit summary

16:2516:25, 13 June 2013 diff hist +542‎ Myths ‎ can't believe Color Emphasis was never mentioned - it came from Marat's documentation, and it's even present in nestech.txt!
16:1916:19, 13 June 2013 diff hist −37‎ m Myths ‎ →‎PPU details
16:1716:17, 13 June 2013 diff hist +259‎ Myths ‎ →‎PPU details: we've since figured out what's most likely going on

01:1501:15, 11 June 2013 diff hist +154‎ Visual circuit tutorial ‎ represent the actual CPU clock ratio

18:4618:46, 2 June 2013 diff hist +1,138‎ Talk:Visual circuit tutorial ‎ →‎PLA: new section

13:1413:14, 29 May 2013 diff hist +1‎ m Talk:Visual circuit tutorial ‎No edit summary
13:1313:13, 29 May 2013 diff hist +524‎ Talk:Visual circuit tutorial ‎ →‎Pictures
02:2102:21, 29 May 2013 diff hist +9‎ m Visual circuit tutorial ‎ →‎Cut-off connections
02:2002:20, 29 May 2013 diff hist +25‎ Visual circuit tutorial ‎ decimal mode was actually removed by making extremely minimal changes to the middle of the 6502 - the cut-off connections along the edges are from removing the output drivers
02:1202:12, 29 May 2013 diff hist +157‎ Visual circuit tutorial ‎ →‎DRAM (Dynamic RAM)

21:2621:26, 28 May 2013 diff hist +60‎ m Projects ‎ →‎stuff by Quietust
21:2121:21, 28 May 2013 diff hist +4‎ m Cartridge connector ‎ →‎Signal Descriptions
21:2021:20, 28 May 2013 diff hist −21‎ Cartridge connector ‎ →‎Signal Descriptions: don't put blank lines between list elements, otherwise the HTML comes out as a bunch of single-element lists
17:5617:56, 28 May 2013 diff hist −2‎ Visual circuit tutorial ‎ →‎Digital-to-analog conversion (DAC): wikipedia article "voltage ladder" describes this more closely

18:2018:20, 26 May 2013 diff hist +388‎ Visual circuit tutorial ‎ →‎APU clock signals

01:1001:10, 25 May 2013 diff hist +234‎ Visual circuit tutorial ‎ →‎Wire capacitance as storage
01:0001:00, 25 May 2013 diff hist +9‎ Visual circuit tutorial ‎ mention some proper terms, remove some which are likely not correct

21:5921:59, 24 May 2013 diff hist −1‎ Visual circuit tutorial ‎ there is only one "r" in "buried"
21:5821:58, 24 May 2013 diff hist −1‎ m Visual circuit tutorial ‎ →‎Layers

17:2217:22, 16 May 2013 diff hist +92‎ NTSC video ‎ →‎Scanline Timing: add timing offsets
04:0204:02, 16 May 2013 diff hist −1‎ PPU rendering ‎ The?

18:1018:10, 21 April 2013 diff hist −1‎ PPU sprite evaluation ‎No edit summary

23:4223:42, 2 April 2013 diff hist +203‎ PPU ‎ →‎Notes

15:4915:49, 31 March 2013 diff hist −25‎ m PPU pinout ‎ →‎Signal description
15:4815:48, 31 March 2013 diff hist +18‎ PPU pinout ‎ →‎Signal description
15:3315:33, 31 March 2013 diff hist +774‎ Talk:PPU pinout ‎ →‎SYNC -> RST: new section
15:2315:23, 31 March 2013 diff hist −1‎ PPU pinout ‎ rename VBL to INT
15:2015:20, 31 March 2013 diff hist +370‎ PPU pinout ‎ This is a RESET signal (the "Family Computer Schematic" on nesdev.com even labels it as such), not SYNC...

15:5615:56, 30 March 2013 diff hist +164‎ N Talk:ExROM ‎ Created page with "For the solder pads, what are the actual connections established in each mode? --~~~~"

20:3520:35, 29 March 2013 diff hist +318‎ Talk:PPU registers ‎ be more careful when adding comments - you reverted 2 of Rainwarrior's edits...

03:2403:24, 28 March 2013 diff hist +353‎ N Talk:Reading 2007 during rendering ‎ Created page with "Summary: reading or writing $2007 during rendering will cause the VRAM address to increment by '''1 scanline''', just like it does at the beginning of HBLANK. I tracked this d..."

23:2323:23, 24 March 2013 diff hist +174‎ Talk:Visual 2C02 ‎No edit summary
18:2618:26, 24 March 2013 diff hist +67‎ Visual 2C02 ‎No edit summary
18:2318:23, 24 March 2013 diff hist +37‎ Visual 2C02 ‎ →‎Tracing (section 6)
18:2118:21, 24 March 2013 diff hist +39‎ Visual 2C02 ‎ →‎Register access (section 2): actually, you DO get the value when you read - it's placed into the "value" column after the read finishes
18:1918:19, 24 March 2013 diff hist +101‎ m Visual 2C02 ‎ →‎Running (section 1)
18:1818:18, 24 March 2013 diff hist +679‎ Visual 2C02 ‎ →‎Running (section 1): describe states
18:1218:12, 24 March 2013 diff hist −2‎ Visual 2C02 ‎No edit summary
04:0004:00, 24 March 2013 diff hist −3‎ PPU power up state ‎ I've traced circuitry inside the 2C02 which forces $2000, $2001, fine-X, VRAMaddr_T (but not VRAMaddr_V), and the $2007 read buffer to zero for the entire duration of the first frame

03:3603:36, 22 March 2013 diff hist +463‎ PPU registers ‎ →‎Obscure details of OAMADDR
03:3003:30, 22 March 2013 diff hist +234‎ Talk:NES 2.0 ‎ →‎Vs PPUs and $2002: new section

01:5801:58, 20 March 2013 diff hist +25‎ m User talk:Zzo38/Mapper 768 ‎No edit summary
01:5801:58, 20 March 2013 diff hist +667‎ N User talk:Zzo38/Mapper 768 ‎ →‎Extra Data: new section

00:0200:02, 19 March 2013 diff hist −7‎ Mouse ‎No edit summary
00:0000:00, 19 March 2013 diff hist +6‎ m Mouse ‎No edit summary

23:4423:44, 15 March 2013 diff hist +50‎ PPU ‎ the palette is SRAM
13:1413:14, 15 March 2013 diff hist +120‎ Zapper ‎ misread - the standard Zapper is inverted, but the Vs. Zapper is *not* inverted\
12:5012:50, 15 March 2013 diff hist −1‎ Zapper ‎ it's inverted in the standard Zapper as well - "0: detected, 1: not detected"

04:0704:07, 14 March 2013 diff hist +74‎ Zapper ‎No edit summary

23:5523:55, 13 March 2013 diff hist +4‎ m Zapper ‎No edit summary
23:5423:54, 13 March 2013 diff hist +395‎ Zapper ‎No edit summary

20:5820:58, 12 March 2013 diff hist +64‎ m PPU sprite evaluation ‎ offset cycle numbers, confirmed in visual2c02

14:2814:28, 14 February 2013 diff hist −6‎ PPU rendering ‎ →‎Prerender Scanline -1 or 261: only the vertical bits are reloaded there; the horizontal bits are reloaded earlier
14:2614:26, 14 February 2013 diff hist 0‎ m Talk:NTSC video ‎No edit summary
14:2414:24, 14 February 2013 diff hist +286‎ Talk:NTSC video ‎No edit summary

03:4903:49, 11 January 2013 diff hist +683‎ Talk:The skinny on NES scrolling ‎ →‎Actual timing for V/T updates during rendering: new section

02:2302:23, 12 November 2012 diff hist +138‎ Action 53 mapper ‎ →‎$80: Mode: clarification

21:3621:36, 5 November 2012 diff hist −94‎ m Emulators ‎ →‎Under development: duplicate

16:0816:08, 1 November 2012 diff hist +236‎ PPU pinout ‎No edit summary
16:0416:04, 1 November 2012 diff hist +453‎ m PPU registers ‎ →‎Controller ($2000) > write
14:5014:50, 1 November 2012 diff hist +470‎ Talk:NTSC video ‎No edit summary

17:1717:17, 29 October 2012 diff hist +353‎ Talk:NTSC video ‎No edit summary

01:4301:43, 27 October 2012 diff hist +138‎ INES Mapper 100 ‎ Nintendulator uses 100 as a debug mapper - select PRG/CHR banks at will, choosing ROM or RAM (or nametables for PPU)

17:1317:13, 14 October 2012 diff hist +5‎ m Talk:INES Mapper 151 ‎No edit summary
17:1317:13, 14 October 2012 diff hist +180‎ N Talk:INES Mapper 151 ‎ Created page with "Does the VS version of this mapper have controllable mirroring, or does it use 4-screen VRAM like most (all?) VS games do? --~~~~"

00:0100:01, 11 August 2012 diff hist +133‎ N MediaWiki talk:Sidebar ‎ Created page with "The "NESdev BBS" link needs to be updated - it's still pointing to parodius. --~~~~" current

00:5200:52, 3 August 2012 diff hist 0‎ m Taito X1-017 ‎ fix copy/paste error?

16:2916:29, 24 June 2012 diff hist +373‎ N Talk:INES Mapper 116 ‎ Created page with ""However, it seems important that the $8xxx, $9xxx, $Axxx regs be mapped to the entire $1000 region ('''unlike stock VRC2 which is supposedly strictly answering to $8000-$8003..."

02:4002:40, 22 March 2012 diff hist −35‎ INES Mapper 005 ‎ my Copper Bars demo is NROM; though there is an MMC5 version, it was designed specifically to test execution of code from ExRAM but was never (to my knowledge) tested on a real MMC5

03:2203:22, 16 March 2012 diff hist +6‎ m User:Quietust ‎ was expecting to see a delayered 2C02 by now - maybe later?

17:3817:38, 12 March 2012 diff hist −78‎ m APU ‎ the Visual 2A03 just took existing images (produced using whatever expensive methods) and processed them by hand - the only cost was my own time, and I'd like to think it was worth it...
13:5613:56, 12 March 2012 diff hist +52‎ m APU ‎No edit summary

17:5417:54, 9 December 2011 diff hist +127‎ N Talk:Super NES Mouse ‎ Created page with "Is there any actual data in the first byte, or is it just all zeroes? --~~~~"

01:5501:55, 15 November 2011 diff hist +8‎ m Emulator tests ‎ →‎CPU: that log is from Nintendulator, not FCEUX - I would know, since I'm the one who generated it in the first place
01:2301:23, 15 November 2011 diff hist +171‎ m Talk:APU DMC ‎ →‎DMC find
00:5500:55, 15 November 2011 diff hist −3‎ m Talk:APU DMC ‎No edit summary
00:4500:45, 15 November 2011 diff hist +247‎ m Talk:APU DMC ‎No edit summary

22:5522:55, 14 November 2011 diff hist +2‎ m Talk:APU DMC ‎No edit summary
22:5522:55, 14 November 2011 diff hist +893‎ Talk:APU DMC ‎ have you forgotten that the Visual 2A03 exists?
01:4501:45, 14 November 2011 diff hist −1,881‎ m Bandai EPROM mapper ‎ Redirected page to Bandai FCG board current

18:5018:50, 9 November 2011 diff hist −1‎ m Cartridge and mappers' history ‎ people need to learn proper spelling and grammar...
18:5018:50, 9 November 2011 diff hist −197‎ m Cartridge and mappers' history ‎ formatting

18:1418:14, 22 October 2011 diff hist +16‎ m Talk:CPU power up state ‎ revised from visual2a03
18:0518:05, 22 October 2011 diff hist +60‎ m Talk:CPU pinout ‎No edit summary

14:5114:51, 18 October 2011 diff hist +213‎ N File:Vramaddr.jpg ‎ VRAM address register within the PPU, with annotations for write enables and data inputs for $2000/$2005/$2006 and the two T->V signals. Everything appears to be consistent with the skinny on NES scrolling‎. current

23:4223:42, 17 October 2011 diff hist +212‎ Talk:Power Pad ‎No edit summary

02:2202:22, 15 October 2011 diff hist −24‎ m User:Quietust ‎ Visual6502.org's depackager/delayerer has been unavailable for the past 2 months and is expected to remain unavailable until "early next year", so no visual 2C02 until then :(

16:5216:52, 11 October 2011 diff hist 0‎ m Accuracy ‎ pretty sure this is supposed to be $2007...

17:5917:59, 28 September 2011 diff hist +668‎ N Talk:NTSC video ‎ cursory examination of the PPU's video signal generator

18:2818:28, 16 September 2011 diff hist +673‎ Talk:CPU pinout ‎ just tested pin 30 with my CopyNES, and it DOES enable extra I/O registers

19:5819:58, 14 September 2011 diff hist +175‎ Talk:CPU pinout ‎ was that actually verified?

01:4801:48, 13 September 2011 diff hist +79‎ m User:Quietust ‎ alternate contact

00:5800:58, 12 September 2011 diff hist −2‎ m User:Quietust ‎No edit summary

03:2803:28, 2 September 2011 diff hist +75‎ m File:2a03 map.jpg ‎No edit summary
03:2703:27, 2 September 2011 diff hist +142‎ m User:Quietust ‎ Visual 2A03 URL changed; also, 2C02 is in progress (though stalled for the past 3 weeks, waiting for the chip to be delayered)

21:2821:28, 26 August 2011 diff hist +8‎ m Mirroring ‎ →‎4-screen VRAM: this too
21:2721:27, 26 August 2011 diff hist +2‎ m Mirroring ‎ →‎Single-Screen: I'm assuming this is what you meant here...
02:2002:20, 26 August 2011 diff hist +305‎ Talk:NES 2.0 ‎No edit summary

03:1003:10, 14 July 2011 diff hist +164‎ Talk:CPU pinout ‎ →‎M2: new section

12:4112:41, 13 July 2011 diff hist +212‎ m Talk:APU Frame Counter ‎No edit summary
12:3712:37, 13 July 2011 diff hist +188‎ m Talk:APU Frame Counter ‎No edit summary
03:3603:36, 13 July 2011 diff hist −2‎ m APU Frame Counter ‎No edit summary
03:2003:20, 13 July 2011 diff hist +256‎ Talk:APU Frame Counter ‎ more info
03:1603:16, 13 July 2011 diff hist 0‎ APU Frame Counter ‎ make them actually APU cycles...
03:1403:14, 13 July 2011 diff hist −17‎ APU Frame Counter ‎ it takes 2 CPU cycles (1 APU cycle) to reset, not 2 APU cycles

19:3319:33, 12 July 2011 diff hist +453‎ Talk:APU Frame Counter ‎No edit summary
13:0713:07, 12 July 2011 diff hist +91‎ Talk:APU Frame Counter ‎No edit summary

21:1421:14, 10 July 2011 diff hist −237‎ APU Frame Counter ‎ there is NO 240Hz divider - the frame counter is a 15-bit counter (LFSR) that generates triggers at each cycle count; also, subtract 3 from cycle counts because of the reload delay on $4017 write

03:3703:37, 6 July 2011 diff hist +39‎ m PPU sprite evaluation ‎ explain why the sprite engine is seemingly idle during these points - it's waiting for other things to happen within the PPU

02:1402:14, 30 June 2011 diff hist +92‎ m User:Quietust ‎No edit summary

18:5718:57, 29 June 2011 diff hist +55‎ m Talk:APU Frame Counter ‎ clarify
18:4118:41, 29 June 2011 diff hist +308‎ m Talk:APU Frame Counter ‎No edit summary

12:5812:58, 15 June 2011 diff hist −132‎ m Emulators ‎ duplicate

16:4116:41, 8 June 2011 diff hist +16‎ m Talk:CPU power up state ‎No edit summary
16:4016:40, 8 June 2011 diff hist +1,401‎ N Talk:CPU power up state ‎ using my previous trace of the reset line combined with the "regions" image overlay
02:1202:12, 8 June 2011 diff hist +63‎ m File:2a03 map.jpg ‎ there's now a layer image that highlights all of these regions

03:0303:03, 6 June 2011 diff hist −2‎ m Talk:APU DMC ‎No edit summary
03:0303:03, 6 June 2011 diff hist +336‎ Talk:APU DMC ‎No edit summary

20:4220:42, 18 May 2011 diff hist +106‎ m Talk:APU Sweep ‎No edit summary
20:4120:41, 18 May 2011 diff hist +27‎ m Talk:APU Sweep ‎ the triangle channel is clocked by every M1 pulse, and the rest of the APU is clocked either by even M1 pulses or odd M1 pulses (with a vast majority being even)
17:1517:15, 18 May 2011 diff hist +500‎ Talk:APU Sweep ‎No edit summary
03:4903:49, 18 May 2011 diff hist +399‎ Talk:APU Sweep ‎No edit summary

02:2202:22, 16 May 2011 diff hist −274‎ File:2a03 map.jpg ‎ created a chip images index page on my site

17:1617:16, 14 May 2011 diff hist +398‎ Talk:APU Sweep ‎ food for thought and/or research
16:5616:56, 14 May 2011 diff hist +14‎ APU Sweep ‎ clarify
16:4616:46, 14 May 2011 diff hist +104‎ APU Sweep ‎ the problem isn't in pulse 2, but in pulse 1 - pulse 2 adds the two's complement during subtraction (as it should), but pulse 1 adds the ONE'S complement due to its carry input being hardwired
16:3716:37, 14 May 2011 diff hist +131‎ APU Pulse ‎ The duty cycle counter actually counts downward (since it's triggered by frequency counter underflow), but it's initialized to 000 rather than 111, which explains the waveform sequences

03:1803:18, 11 May 2011 diff hist −10‎ File:Apu address.jpg ‎ it also overrides the noise channel's LFSR output and appears to also stop the triangle channel from being clocked; I don't know what it does to DPCM, but it's probably something similar current
03:0303:03, 11 May 2011 diff hist +12‎ File:Apu address.jpg ‎ setting $401A.7 prevents the square channels from outputting 0000, whether from the duty cycle generator, the sweep unit, or the length counter; the effect on triangle/noise/PCM is still unclear

15:4615:46, 10 May 2011 diff hist +700‎ Talk:APU Frame Counter ‎No edit summary
00:4500:45, 10 May 2011 diff hist +462‎ N Talk:APU Sweep ‎ an amusing thing I noticed a while ago - the actual reason why the sweep units in the 2 square channels behave slightly differently

15:3415:34, 9 May 2011 diff hist +9‎ CPU pinout ‎ STR/E44/E45 are better known as OUT0/OUT1/OUT2; also, strobe is OUT, not D0
15:2115:21, 9 May 2011 diff hist +720‎ Talk:CPU pinout ‎ located the main side effect of pulling pin 30 high - all readable registers in $4000-$401F go internal, so the joypads stop working

20:3320:33, 7 May 2011 diff hist −123‎ m Talk:CPU pinout ‎ traced enough of it to determine this - if both /RESET and pin 30 are low, then the output drivers for M2 will be disabled and the pin will float
19:4519:45, 7 May 2011 diff hist +634‎ m Talk:CPU pinout ‎ figured out the part that goes to M2 - it's merged with /RESET

15:4015:40, 2 May 2011 diff hist +69‎ m User:Quietust ‎ not yet tested, though
15:3815:38, 2 May 2011 diff hist −65‎ m Nintendulator ‎ does not use inline assembly anymore
15:3815:38, 2 May 2011 diff hist +372‎ User:Quietust ‎ put RP2A03G die analysis findings somewhere convenient

16:4916:49, 29 April 2011 diff hist +37‎ Talk:CPU pinout ‎No edit summary
16:3216:32, 29 April 2011 diff hist +463‎ File:2a03 map.jpg ‎ fully traced every single layer of the RP2A03G - these have also been submitted to visual6502.org for potential simulation

17:2617:26, 17 April 2011 diff hist +781‎ N Talk:Sunsoft FME-7 ‎ ...

01:5001:50, 2 April 2011 diff hist +119‎ m File:2a03 map.jpg ‎No edit summary
01:4801:48, 2 April 2011 diff hist +245‎ N File:2a03 map.jpg ‎ A rough diagram of where everything is physically located on the RP2A03G. The clock divider, not highlighted, is at the far right. The purpose of the large section at the upper right is not known - none of it has any connection to anything else.

15:5215:52, 30 March 2011 diff hist 0‎ m Talk:CPU pinout ‎No edit summary
15:5115:51, 30 March 2011 diff hist +82‎ m Talk:CPU pinout ‎ my mistake - they're all enhancement mode (VCC->gate = source and drain connected), but ones with "thick" gates are effectively resistors when off (where "thicker" == lower resistance)

00:1900:19, 20 March 2011 diff hist +42‎ Talk:CPU pinout ‎ getting better at reading these images, but not quite good enough...

19:4719:47, 1 March 2011 diff hist +262‎ m Talk:CPU pinout ‎No edit summary

03:0503:05, 28 February 2011 diff hist +148‎ m Talk:INES Mapper 068 ‎ found it

21:5921:59, 27 February 2011 diff hist +452‎ N Talk:INES Mapper 068 ‎ ...what about 1-screen mirroring?
16:5316:53, 27 February 2011 diff hist +58‎ INES Mapper 068 ‎ clarify nametable registers - $C000 overrides the lower nametable and $D000 overrides the upper nametable, then mirroring gets done accordingly
04:1504:15, 27 February 2011 diff hist +180‎ N Talk:CPU pinout ‎ I think I've figured it out...
04:0204:02, 27 February 2011 diff hist +48‎ File:Apu address.jpg ‎ traced out all of the registers, and I've located what W$401A is connected to - triangle wave position (D0-D4) and something I don't recognize (D7)

03:3703:37, 12 February 2011 diff hist 0‎ m Cartridge connector ‎ *ahem*

14:0414:04, 4 February 2011 diff hist +15‎ m Programming with unofficial opcodes ‎ →‎Combined operations: s/N/Z/
13:5613:56, 4 February 2011 diff hist −67‎ Programming with unofficial opcodes ‎ it most definitely does set N - blargg's instr_test-v3 fails if it doesn't

16:1116:11, 2 February 2011 diff hist +194‎ Myths ‎ →‎Old tutorials: people need to know WHY the gbaguy tutorial is wrong - explicitly point out some of its mistakes
16:0616:06, 2 February 2011 diff hist +52‎ Myths ‎ →‎Mappers: the VRC6 uses 16K/8K/8K banking, and the MMC5 happens to support this mode

17:4417:44, 31 January 2011 diff hist +133‎ m INES Mapper 119 ‎ →‎Variants
17:4217:42, 31 January 2011 diff hist +84‎ m INES Mapper 192 ‎ better comparison

15:3115:31, 24 January 2011 diff hist +122‎ m File:Apu address.jpg ‎ anybody capable of interpreting these images is welcome to figure out how to enable these extra registers...
15:2615:26, 24 January 2011 diff hist +509‎ N File:Apu address.jpg ‎ The NES APU's address decoder, generating enables for all reads/writes within $4000-$401F. Of very special note are the 4 signals at the very top for readable registers at $4018 (pulse 0 output on D0-D3 and pulse 1 output on D4-D7), $4019 (triangle outpu
00:2900:29, 24 January 2011 diff hist +13‎ m Talk:APU DMC ‎ this too
00:1600:16, 24 January 2011 diff hist +88‎ m Talk:APU Noise ‎No edit summary

17:1017:10, 23 January 2011 diff hist +48‎ m Talk:APU Frame Counter ‎No edit summary
17:0917:09, 23 January 2011 diff hist +512‎ N Talk:APU Frame Counter ‎ Created page with 'The frame counter [http://uxul.org/~noname/chips/cpu-2/no-metal/stitched/final/ on the die] seems to be a 15-bit linear feedback shift register (with taps at the 14th and 15th bi…'
05:0005:00, 23 January 2011 diff hist +443‎ N Talk:APU DMC ‎ Created page with 'Similarly to the noise channel, the DPCM channel's frequency counter [http://uxul.org/~noname/chips/cpu-2/no-metal/stitched/final/ on the die] is a '''9-bit linear …'
05:0005:00, 23 January 2011 diff hist +5‎ m Talk:APU Noise ‎No edit summary
04:5804:58, 23 January 2011 diff hist +439‎ N Talk:APU Noise ‎ more food for thought
03:3003:30, 23 January 2011 diff hist +289‎ N Talk:APU Length Counter ‎ Created page with 'Food for thought: the values in the length counter table [http://uxul.org/~noname/chips/cpu-2/no-metal/stitched/final/ on the die] (bottom of the chip, just left of center), '''o…'

15:4715:47, 18 January 2011 diff hist +330‎ N File:Palette.jpg ‎ Palette RAM as physically implemented within the PPU. Note the incomplete address decoding which results in $10/$14/$18/$1C being mirrors of $00/$04/$08/$0C. Also of note, palette RAM bits are significantly larger than those of OAM (which are believed to

20:4020:40, 14 January 2011 diff hist −52‎ m NES 2.0 ‎No edit summary
04:5204:52, 14 January 2011 diff hist +283‎ m Talk:NES 2.0 ‎ Another random observation, probably too late to be useful
01:2701:27, 14 January 2011 diff hist +29‎ m PPU sprite evaluation ‎ some clarifications - if you consider what's in secondary OAM at the time, this makes perfect sense

18:3418:34, 11 January 2011 diff hist −12‎ m Talk:PPU OAM ‎ misrecognized that bit...
18:2918:29, 11 January 2011 diff hist +330‎ m Talk:PPU OAM ‎ Another observation
18:2318:23, 11 January 2011 diff hist +1,173‎ N Talk:PPU OAM ‎ An observation

02:3802:38, 2 January 2011 diff hist +29‎ Bandai EPROM mapper ‎ what the bits actually mean; also the "unknown" sequence is the "ACK" you send between packets on the 24C02

02:0802:08, 1 January 2011 diff hist +509‎ INES Mapper 159 ‎ however, a few of my ROMs had the wrong mappers on them, so note exactly which ones should use which mapper
02:0702:07, 1 January 2011 diff hist +599‎ INES Mapper 016 ‎ managed to successfully implement support for this

14:2514:25, 30 December 2010 diff hist −33‎ m APU ‎ *cough*

17:3417:34, 20 December 2010 diff hist −55‎ PPU registers ‎ no they don't - they are correct

23:5123:51, 26 November 2010 diff hist 0‎ m TxROM ‎No edit summary

20:1720:17, 16 November 2010 diff hist −78‎ AxROM ‎ CHR?

13:4513:45, 12 November 2010 diff hist 0‎ m Glossary ‎ →‎0

21:5821:58, 27 October 2010 diff hist +24‎ m Catch-up ‎ link

13:3113:31, 13 October 2010 diff hist +189‎ Talk:Family Computer Disk System ‎No edit summary

21:2821:28, 11 February 2010 diff hist +2‎ TFROM ‎ see http://kevtris.org/mappers/mmc3/NES_TFROM.html - pad CL2 is connected directly to cart edge pin 15 (which is /IRQ), while CL1 is right next to H and V

18:5218:52, 5 February 2010 diff hist 0‎ m NES 2.0 ‎ →‎Emulator support: must've been over-tired when I made this edit - it's 0.975, not 0.750
18:4918:49, 5 February 2010 diff hist +6‎ ROM ‎ arguably, CD-RW is more like Flash memory where the "page" consists of the entire disk

16:1516:15, 25 January 2010 diff hist 0‎ m PPU registers ‎ nitpick: 1F will turn on grayscale, which probably isn't what you intended

17:1717:17, 5 January 2010 diff hist −7‎ m NES 2.0 ‎ nitpick
03:3103:31, 5 January 2010 diff hist −5‎ m NES 2.0 ‎ now has partial support
03:3003:30, 5 January 2010 diff hist +309‎ Talk:NES 2.0 ‎No edit summary
01:5801:58, 5 January 2010 diff hist +249‎ N Talk:NES 2.0 ‎ Created page with ':"Kevin Horton reports that Nintendulator supports NES 2.0." No it doesn't - it '''detects''' them (and the mapper interface has room for them), but it doesn't actually read any ...'
01:5501:55, 5 January 2010 diff hist +24‎ NES 2.0 ‎ er, my emulator most certainly does NOT support it just yet - it looks for the fields, but it doesn't actually use the values yet

15:4915:49, 22 June 2009 diff hist −1‎ m FJROM ‎ this is wrong - correcting to match FxROM

14:5114:51, 16 June 2009 diff hist +2‎ m Nintendulator ‎ C++ now
14:5114:51, 16 June 2009 diff hist −167‎ m User:Quietust ‎ no longer does the IRC thing
14:5014:50, 16 June 2009 diff hist −11‎ m Mapper ‎No edit summary
14:4914:49, 16 June 2009 diff hist +26‎ N Color dream ‎ moved Color dream to Color Dreams: *twitch* current
14:4914:49, 16 June 2009 diff hist 0‎ m Color Dreams ‎ moved Color dream to Color Dreams: *twitch*

03:5403:54, 13 June 2009 diff hist +209‎ User talk:Ndwiki ‎No edit summary

15:4715:47, 11 June 2009 diff hist +326‎ N User talk:Ndwiki ‎ suggestion

19:2119:21, 1 October 2008 diff hist +488‎ Nm Nintendulator ‎ fix URL

07:1507:15, 18 March 2006 diff hist +88‎ N INES Mapper 013 ‎No edit summary

07:2207:22, 10 March 2006 diff hist +455‎ N Nerdtracker player in NESASM ‎ link to both parent and child categories

18:4918:49, 28 February 2006 diff hist +1,507‎ N .pal ‎No edit summary
09:1209:12, 28 February 2006 diff hist +91‎ Nm INES Mapper 007 ‎ INES Mapper 7 moved to INES Mapper 007
09:1109:11, 28 February 2006 diff hist +137‎ Nm INES Mapper 003 ‎ INES Mapper 3 moved to INES Mapper 003
09:1109:11, 28 February 2006 diff hist +140‎ Nm INES Mapper 002 ‎ INES Mapper 2 moved to INES Mapper 002
09:1009:10, 28 February 2006 diff hist +316‎ Nm INES Mapper 034 ‎ INES Mapper 34 moved to INES Mapper 034
09:0909:09, 28 February 2006 diff hist +202‎ N INES Mapper 119 ‎No edit summary

User contributions for Quietust

Navigation menu

Page actions

Page actions

Personal tools

Navigation

Search

Tools

User contributions for Quietust

19 March 2024

6 March 2024

5 March 2024

25 February 2024

12 January 2024

19 December 2023

17 December 2023

14 December 2023

13 December 2023

8 August 2023

4 June 2023

4 May 2023

26 April 2023

26 October 2022

24 September 2022

14 September 2022

9 September 2022

4 September 2022

3 September 2022

20 August 2022

11 August 2022

10 August 2022

8 August 2022

30 July 2022

28 July 2022

27 July 2022

22 July 2022

18 July 2022

16 July 2022

15 July 2022

2 July 2022

28 June 2022

23 June 2022

18 June 2022

1 June 2022

30 May 2022

27 May 2022

28 April 2022

22 April 2022

21 April 2022

14 April 2022

9 April 2022

17 March 2022

26 February 2022

10 February 2022

15 January 2022

4 January 2022

28 December 2021

20 December 2021

7 December 2021

8 November 2021

22 September 2021

16 September 2021

15 September 2021

11 September 2021

3 August 2021

1 July 2021

3 June 2021

19 May 2021

17 May 2021

6 May 2021

23 April 2021

14 April 2021

7 April 2021

26 March 2021

24 March 2021

23 March 2021

19 February 2021

17 February 2021

21 January 2021

3 December 2020

27 November 2020

9 November 2020

11 October 2020

2 October 2020

25 September 2020

6 September 2020

1 September 2020

4 August 2020